

CS 181 HW 2


Exercise 4.5 - Half and full adders.

① $HA: \{0,1\}^2 \rightarrow \{0,1\}^2$ st. for every $a, b \in \{0,1\}$,
 $HA(a, b) = (e, f)$ where $2e + f = a + b$

Proof Half Adder using NAND Gates

$$\text{Sum} = a \text{ XOR } b = a \oplus b = (a \vee \bar{b}) \wedge (\bar{a} \vee b)$$

$$\text{Carry Bit} = a \text{ and } b = a \wedge b$$



$$\text{sum} = [(a' \vee (a \wedge b)) \wedge (b' \vee (a \wedge b))]'$$

$$\begin{aligned} &= ((a' \wedge b') \vee (a \wedge b))' \\ \text{XNOR} &= (a \odot b)' = a \oplus b \quad \text{XOR} \end{aligned}$$

Exercise 4.5

② Full Adder, $FA = \{0,1\}^3 \rightarrow \{0,1\}^2$ st. for every $a, b, c \in \{0,1\}$, $FA(a, b, c) = (e, f)$ st. $2e + f = a + b + c$


Proof: Full Adder using NAND Gates

$$\text{Sum} = (a \oplus b) \oplus c_{in} = [(a \vee \bar{b}) \wedge (\bar{a} \vee b)] \oplus c_{in}$$

$$C_{out} = (a \wedge b) \vee (c \wedge (a \oplus b))$$

$$C_{out} = (a \wedge b) \vee (c \wedge [(a \vee \bar{b}) \wedge (\bar{a} \vee b)])$$

$$\text{Sum} = ([\overline{(a \vee \bar{b}) \wedge (\bar{a} \vee b)}] \vee c_{in}) \wedge (\bar{c}_{in} \vee [(a \vee \bar{b}) \wedge (\bar{a} \vee b)])$$



③ Proof by induction to show there is a circuit of cn gates that compute $ADD_n = \{0,1\}^{2n} \rightarrow \{0,1\}^{n+1}$

Exercise 4.5 part 3

① When $n=1$

$$ADD_1 = \{0,1\}^{2(1)} \rightarrow \{0,1\}^{1+1}$$

$$ADD_1 = \{0,1\}^2 \rightarrow \{0,1\}^2$$


This resembles the HA function which we already show in part 1 that there is a NAND circuit of at most 5 NAND gates that compute HA

② When $n=2$

$$ADD_2 = \{0,1\}^{2(2)} \rightarrow \{0,1\}^{2+1}$$

$$ADD_2 = \{0,1\}^4 \rightarrow \{0,1\}^3$$

This is referring to ADD_2 outputs the addition of two input 2-bit numbers. For example, let (a b) represent the first 2-bit input & let (c d) represent the second 2-bit input. For the leftmost column, I use a HA to add two 1 bit number to get a 1 bit output & 1 carry bit. For the rightmost column, I use a FA to add two 1 bit number & a carry bit to get 2 bit output. So the final output is a 3 bit output.




The number of needed NAND gates is $(1 \times 5) + (1 \times 9) = 14$ NAND gates

③ Assume when $n = k-1$ is true,

$$ADD_n = \{0, 1\}^{\sum_{i=1}^{k-1} 2^{i-1}} \rightarrow \{0, 1\}^k$$

This refers that ADD_{k-1} output the addition of two input $(k-1)$ bit numbers. We can use the idea of ripple carry adder circuits. Multiple full adder circuits can be cascaded in parallel to add an $(k-1)$ bit number. For an $(k-1)$ bit parallel adder, there must be $(k-1)$ number of full adder circuits. The ripple carry adder is a logic circuit in which the carry out of each full adder is the carry in of the succeeding next most significant full adder. It is because each carry bit gets ripped into the next stage. For example, the first input $(A_1, A_2, \dots, A_{k-1})$ & } input to the second input $(B_1, B_2, \dots, B_{k-1})$ } ADD_{k-1}



Assume that $n = k-1$ is true and there is a NAND circuit of c gates that compute each FA, then we need a total of $c(k-1)$ gates to compute ADD_n based on assumption and $(k-1)$ number of used FA.


④ Prove when $n = k$,

$$\text{ADD}_k: \{0,1\}^{2k} \rightarrow \{0,1\}^{k+1}$$

This refers that ADD_k outputs the addition of two input k bit numbers. According to the idea of ripple carry adder circuit, having an extra column of addition of 2 bits plus a carry bit resembles adding an extra full adder at the end. This means the inputs

of FA_k are A_k, B_k, C_{out} (from FA_{k-1}).

For example, inputs to ADD_k : first input = (A_1, A_2, \dots, A_k) &
second input = (B_1, B_2, \dots, B_k)



Since we know multiple full adder circuit can be cascade in parallel to add two k bit number together, therefore just need to add one more FA to the $n = k-1$ case. As a result, the needed number of gates to compute ADD_k is $c(k-1) + c = ck - c + c = ck$

It is because each FA requires a NAND circuit of c gates & $n = k$, so there is a circuit of cn gates that computes ADD_n .

Exercise 5.4 - Counting lower bound for multibit function.

Prove that there exist a number $\delta > 0$ st. for every n, m there exists a function $f: \{0,1\}^n \rightarrow \{0,1\}^m$ that requires at least $\delta m \cdot \frac{2^n}{n}$ NAND Gates to compute.

Proof : Let define two classes of functions

① $\text{Size}_n(S)' = \{f: \{0,1\}^n \rightarrow \{0,1\}^m \text{ that have a NAND}$

Circuit Program of size $\leq S\}$

This is the set of all functions that can be computed by circuit size $\leq S$.

② $\text{ALL}_n' = \{f: \{0,1\}^n \rightarrow \{0,1\}^m\}$

This is the set of all functions on n bits.

③ The statement we want to prove can be rephrase as :

$\text{ALL}_n' \not\subseteq \text{Size}_n'(\delta m \cdot \frac{2^n}{n})$. That is, $\forall n, \exists$ a function $f: \{0,1\}^n \rightarrow \{0,1\}^m$ that does not have a NAND circuit program of size $< \delta m \frac{2^n}{n}$ for some $\delta > 0$.

④ Next, we need to find the number of functions

from $\{0,1\}^n$ to $\{0,1\}^m$, it is $2^{m(2^n)}$. It is because there are 2^n inputs & each input has 2^m options.

Therefore, the number of functions in $\text{ALL}_n' = 2^{m(2^n)}$

⑤ Then, we need to find the number of functions in $\text{Size}_n' = \{f: \{0,1\}^n \rightarrow \{0,1\}^m \text{ that can be computed by NAND Circuit program of size } \leq S\}$.
 $|\text{Size}_n'| \leq 2^{O(s \cdot \log s)}$ because according to theorem 5.1 & 5.2, every circuit of size $= s$ can be represented as a binary string of length $\leq O(s \cdot \log s)$ and for every $s \in \mathbb{N}$, there are at most $2^{O(s \cdot \log s)}$ functions computed by NAND-Circ program of at most s lines.

⑥ After that, \exists a constant B such that
 (the number circuits of size $\leq s$) $\leq \sum_{\ell=1}^s 2^{B\ell(\log \ell)} \leq 2^{2B(s \cdot \log s)}$

⑦ Proof by contradiction

$$\text{If } |\text{ALL}_n'| < |\text{Size}_n'(s)|$$

$$\Rightarrow 2^{m(2^n)} < 2^{2B(s \cdot \log s)}$$

Aside : δm is some constant > 0

$$\Rightarrow m(2^n) < 2B(s \cdot \log s)$$

$$\Rightarrow \frac{(2^n)m}{2B} < s \cdot \log s$$

⑧ Plug $s = \delta m \frac{2^n}{n}$ into $s \cdot \log s$ to show contradiction

$$s \cdot \log s = \delta m \left(\frac{2^n}{n} \right) \log \left(\delta m \cdot \frac{2^n}{n} \right)$$

$$\log \left(\frac{2^n}{n} \right) \leq n$$

← plug into

$$(9) \quad s \cdot \log s = \delta m \left(\frac{2^n}{n} \right) (\times) = \delta m (2^n)$$

$$\frac{2^n(m)}{2B} < \delta m (2^n) \quad \frac{2^n}{2} < B \delta (2^n)$$

$$\frac{2^n}{2B} < \delta (2^n)$$

That is if $\forall n' \in \text{Size}_n' \left(\delta \cdot \frac{2^n}{n} \right)$

$$\text{then } \delta > \frac{1}{2B} \quad (\Rightarrow) \quad \frac{1}{2B} \leq \delta$$

To get a contradiction, we can plug in $\delta = \frac{1}{2B}$ in the statement. Since contradiction, so there exists a function

$f: \{0,1\}^n \rightarrow \{0,1\}^m$ that requires at least

$\delta m \cdot \frac{2^n}{n}$ NAND gates to compute. ■

Exercise 3

(a) what is the start state?

The start state is the circle with number zero inside.

$\rightarrow \textcircled{0} ; S_0$

(b) what is the set of accept state.

state 3 (circle with 3 inside), $\textcircled{3} ; S_3$

(c) what sequence of states does the machine goes through on input $\emptyset x \emptyset x x 1$

start state = S_0

input 0 = S_1

1 = S_3

0 = S_2

1 = S_2

1 = S_2

1 = S_2

$S_0 \xrightarrow{0} S_1 \xrightarrow{1} S_3 \xrightarrow{0} S_2 \xrightarrow{1} S_2 \xrightarrow{1} S_2 \xrightarrow{1} S_2$


(d) Does the machine accept the string 010111?

No, it does not accept the string 010111 because final state is S_2 which is not an accepting state. The accepting state is only S_3 .


(e) Write down an accepting input for the machine the string $\boxed{11}$ or $\boxed{01}$

Problem 4

DFA that accepts strings which contain 110 as substring



Problem 5
Design an DFA that accepts strings that have more 1's than 0's.



We cannot design a DFA that accept string that have more 1's than 0's because the input string could be infinite in a sense that it does not use constant memory algorithm to transition to a new state. If an algorithm does not use c bits of memory, then the contents of its memory cannot be represented as a string of length c . Therefore, it requires more than 2^c states at any point in the execution.

The difficulty are I have to keep track of the number of visited 1's & 0's infinitely if the input string is really long, but the working memory is constant.

It is impossible to keep track of infinite many such states.