

International Rectifier

IRF740PbF

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- · Repetitive Avalanche Rated
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead-Free






Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



Absolute Maximum Ratings

	Parameter	Max.	Units	
ID @ Tc = 25°C	Continuous Drain Current, VGS @ 10 V 10			
I _D @ T _C = 100°C	Continuous Drain Current, Vgs @ 10 V	6.3	A	
I _{DM}	Pulsed Drain Current ①	40		
P _D @ T _C = 25°C	Power Dissipation	125	W	
	Linear Derating Factor	1.0	W/°C	
V _{GS}	Gate-to-Source Voltage	±20	V	
Eas	Single Pulse Avalanche Energy ②	520	mJ	
lar	Avalanche Current ①	10	A	
EAR	Repetitive Avalanche Energy ①	13	mJ	
dv/dt	Peak Diode Recovery dv/dt ③	4.0	V/ns	
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to +150		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)		
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)		

Thermal Resistance

16	Parameter	Min.	Тур.	Max.	Units	
Reuc	Junction-to-Case	_	_	1.0	°C/W	
Recs	Case-to-Sink, Flat, Greased Surface	_	0.50	_		
Reja	Junction-to-Ambient			62		

www.irf.com

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

20.7	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	400		_	٧	V _{GS} =0V, I _D = 250μA	
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient		0.49	_	V/°C	Reference to 25°C, ID= 1mA	
R _{DS(on)}	Static Drain-to-Source On-Resistance	_		0.55	Ω	V _{GS} =10V, I _D =6.0A ④	
V _{GS(th)}	Gate Threshold Voltage	2.0	_	4.0	٧	V _{DS} =V _{GS} , I _D = 250μA	
gfs	Forward Transconductance	5.8	_	=	S	V _{DS} =50V, I _D =6.0A @	
l	Drain-to-Source Leakage Current	_	7	25		V _{DS} =400V, V _{GS} =0V	
IDSS	Diani-to-Source Leakage Current	_	-	250	μА	V _{DS} =320V, V _{GS} =0V, T _J =125°C	
1222	Gate-to-Source Forward Leakage	_	_	100	nA	V _{GS} =20V	
GSS	Gate-to-Source Reverse Leakage	<u> </u>	_	-100	I IIA	V _{GS} =-20V	
Qg	Total Gate Charge	-		63		I _D =10A	
Q _{gs}	Gate-to-Source Charge		_	9.0	nC	V _{DS} =320V	
Q _{gd}	Gate-to-Drain ("Miller") Charge	-	10000	32		V _{GS} =10V See Fig. 6 and 13 @	
td(on)	Turn-On Delay Time	_	14	_	20	V _{DD} =200V	
tr	Rise Time		27	_	ns	ID=10A	
td(off)	Turn-Off Delay Time	_	50		113	R _G =9.1Ω	
tı	Fall Time		24	=		R _D =20Ω See Figure 10 ®	
Lo	Internal Drain Inductance	-	4.5	1	nН	Between lead, 6 mm (0.25in.)	
Ls	Internal Source Inductance		7.5	_	W.J.	from package and center of die contact	
Ciss	Input Capacitance		1400	_		V _{GS} =0V	
Coss	Output Capacitance		330	_	pF	V _{DS} =25V	
Crss	Reverse Transfer Capacitance	-	120	_		f=1.0MHz See Figure 5	

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current (Body Diode)	-	_	10	A	MOSFET symbol showing the
lsm	Pulsed Source Current (Body Diode) ①		_	40		integral reverse p-n junction diode.
V _{SD}	Diode Forward Voltage		-	2.0	٧	TJ=25°C, Is=10A, VGS=0V @
t _{rr}	Reverse Recovery Time		370	790	ns.	T _J =25°C, I _F =10A
Q _{rr}	Reverse Recovery Charge		3.8	8.2	μC	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+Lp)				

Notes

- Repetitive rating; pulse width limited by max, junction temperature (See Figure 11)
- ③ Isp≤10A, di/dt≤120A/ μ s, V_{DD}≤V(BR)DSS, TJ≤150°C
- $^{\circ}$ V_{DD}=50V, starting T_J=25°C, L=9.1mH R_G=25Ω, I_{AS}=10A (See Figure 12)
- ④ Pulse width ≤ 300 μ s; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, Tc=25°C




Fig 2. Typical Output Characteristics, T_C=150°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage

4




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area

IRF740PbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1505

Appendix B: Package Outline Mechanical Drawing - See page 1509


Appendix E: Optional Leadforms - See page 1525



IRF740PbF

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION: INCH
- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.


TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19, 1997 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.12/03

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/