


- Q1 (a) Maximum no. of transistors on a $1\text{ cm} \times 1\text{ cm}$



$$x = 42 + 2 + 42 = 250\text{ nm}$$

$$y = 42 + 2 + 42 = 250\text{ nm}$$

Now;

$$\begin{aligned} \text{Area} &= x \times y = 400 \times 200 = 80000\text{ nm}^2 \\ &= 8 \times 10^{-10}\text{ cm}^2 \end{aligned}$$

for a $1\text{ cm} \times 1\text{ cm}$ ~~transistor~~ block, no. of transistors would be

$$\frac{1\text{ cm}^2}{8 \times 10^{-10}\text{ cm}^2} = 1.25 \times 10^9 \text{ transistors.}$$

- (b) Given $d = 2\text{ nm}$. (thickness of Gate oxide layer)

C_L of one transistor

$$C_L = \frac{\epsilon}{d} \cdot (2 \times L)$$

$$\Rightarrow C_L = \frac{3.9 \times 8.85 \times 10^{-14}}{2 \times 10^{-7}\text{ cm}} \cdot (100\text{ nm} \times 100\text{ nm})$$

$$= \frac{3.9 \times 8.85 \times 10^{-14}}{2 \times 10^{-7}\text{ cm}} \times (10^{-5}\text{ cm})^2$$

$$C_L = 1.7258 \times 10^{-16} \text{ Farad.}$$

③ Dissipated power is given by {for a single transistor}

$$= C_L \times V_{DD}^2 \times f_{av.}$$

Given $f_{av} = 100 \text{ MHz}$

$$= (1.1258 \times 10^{-16}) \times (5\text{V})^2 \times 100 \times 10^6 \text{ Hz}$$

$$= 4.3144 \times 10^{-7}$$

Now, total dissipated power in a $1\text{cm} \times 1\text{cm}$ block is given by

$$= (4.3144 \times 10^{-7}) \times (1.25 \times 10^9)$$

$$\Rightarrow \text{total dissipated power} = 539.2969 \text{ watt.}$$

④ Given $R_{\theta} = 0.5 \text{ } ^\circ\text{C/W}$; $T_A = 25^\circ\text{C}$
the temperature of chip is given by

$$T_j = T_A + (\text{Dissipated power} \times R_{\theta})$$

$$= 25^\circ\text{C} + (539.2969 \times 0.5 \text{ } ^\circ\text{C/W})$$

$$T_j = 294.6484^\circ\text{C}$$

⑤ The on-chip temperature for a $1\text{cm} \times 1\text{cm}$ is way too high.
this reduces the life span of the chip.

⑥ to reduce the temp of chip to less than 150°C
the oxide thickness can be increased in this case
to reduce the temp of chip; ~~text~~