

Design of the Control unit as part of the Paplinski's "WORD SERIAL MULTIPLIER"

The control unit generates the required 7 - bit op-code op[6:0] to specify micro operations performed by the functional blocks and the datapath

After the calculations are completed in the logic unit of the Multiplier the counter interprets the zI signal which is generated from the data path unit.

