

PIC32MM Families Flash Programming Specification

1.0 DEVICE OVERVIEW

This document defines the programming specification for the PIC32MM families of 32-bit microcontrollers. This programming specification is designed to guide developers of external programmer tools. Customers who are developing applications for PIC32MM devices should use development tools that already provide support for device programming.

This document includes programming specifications for the following devices:

- PIC32MM0016GPL020
- PIC32MM0256GPM028
- PIC32MM0032GPL020
- PIC32MM0064GPM036
- PIC32MM0064GPL020
- PIC32MM0128GPM036
- PIC32MM0016GPL028
- PIC32MM0256GPM036
- PIC32MM0032GPL028
- PIC32MM0064GPM048
- PIC32MM0064GPL028
- PIC32MM0128GPM048
- PIC32MM0016GPL036
- PIC32MM0256GPM048
- PIC32MM0032GPL036
- PIC32MM0064GPM064
- PIC32MM0064GPL036
- PIC32MM0128GPM064
- PIC32MM0064GPM028
- PIC32MM0256GPM064
- PIC32MM0128GPM028

The major topics of discussion include:


- Section 1.0 "Device Overview"
- Section 2.0 "Programming Overview"
- Section 3.0 "Programming Steps"
- Section 4.0 "Connecting to the Device"
- Section 5.0 "Four-Wire JTAG vs. ICSP"
- Section 6.0 "Pseudo Operations"
- Section 7.0 "Entering Two-Wire ICSP Mode"
- Section 8.0 "Check Device Status"
- Section 9.0 "Erasing the Device"
- Section 10.0 "Entering Serial Execution Mode"
- Section 11.0 "Initiate a Software Reset"
- Section 12.0 "Downloading the Programming Executive (PE)"
- Section 13.0 "Downloading a Data Block"
- Section 14.0 "Initiating a Flash Row Write"
- Section 15.0 "Verify Device Memory"
- Section 16.0 "Exiting Programming Mode"
- Section 18.0 "The Programming Executive"
- Section 19.0 "Checksum"
- Section 20.0 "Configuration Memory Device ID and Unique Device Identifier"
- Section 21.0 "TAP Controllers"
- Section 22.0 "AC/DC Characteristics and Timing Requirements"
- Appendix A: "PIC32MM Flash Memory Map"
- Appendix B: "Hex File Format"
- Appendix C: "Revision History"

2.0 PROGRAMMING OVERVIEW

When in development of a programming tool, it is necessary to understand the internal Flash program operations of the target device and the Special Function Registers (SFRs) used to control Flash programming, as these same operations and registers are used by an external programming tool and its software. These operations and control registers are described in the "Flash Program Memory" chapter in the specific device data sheet, and the related section in the "PIC32 Family Reference Manual". It is highly recommended that these documents be used in conjunction with this programming specification.

An external tool programming setup consists of an external programmer tool and a target PIC32MM device. Figure 2-1 illustrates a typical programming setup. The programmer tool is responsible for executing necessary programming steps and completing the programming operation.

FIGURE 2-1: PROGRAMMING SYSTEM SETUP



2.1 Programming Interfaces

All PIC32MM devices provide two physical interfaces to the external programmer tool:

- Two-Wire In-Circuit Serial Programming™ (ICSP™)
- Four-Wire Joint Test Action Group (JTAG)

See Section 4.0 "Connecting to the Device" for more information.

Either of these methods may use a downloadable Programming Executive (PE). The PE executes from the target device RAM and hides device programming details from the programmer. It also removes overhead associated with data transfer and improves overall data throughput. Microchip has developed a PE that is available for use with any external programmer (see Section 18.0 "The Programming Executive" for more information).

Section 3.0 "Programming Steps" describes high-level programming steps, followed by a brief explanation of each step. Detailed explanations are available in corresponding sections of this document.

More information on programming commands, EJTAG and DC specifications are available in the following sections:

- Section 20.0 "Configuration Memory Device ID and Unique Device Identifier"
- Section 21.0 "TAP Controllers"
- Section 22.0 "AC/DC Characteristics and Timing Requirements"

2.2 Enhanced JTAG (EJTAG)

The two-wire ICSP and four-wire JTAG interfaces use the EJTAG protocol to exchange data with the programmer. While this document provides a working description of this protocol, as needed, advanced users are advised to refer to the Imagination Technologies Limited website (www.imgtec.com) for more information.

2.3 Data Sizes

Data sizes are defined as follows:


Double Word: 64 bits
One Word: 32 bits
One-Half Word: 16 bits
One-Quarter Word: 8 bits

· One Byte: 8 bits

3.0 PROGRAMMING STEPS

All tool programmers must perform a common set of steps, regardless of the actual method being used. Figure 3-1 shows the set of steps to program PIC32MM devices.

FIGURE 3-1: PROGRAMMING FLOW



The following sequence lists the programming steps with a brief explanation of each step. More detailed information about the steps is available in the following sections

1. Connect to the Target Device.

To ensure successful programming, all required pins must be connected to appropriate signals. See **Section 4.0 "Connecting to the Device"** in this document for more information.

 Place the Target Device in Programming Mode.
 For two-wire programming methods, the target device must be placed in a special Programming mode before executing any other steps.

Note: For the four-wire programming methods, Step 2 is not required.

See Section 7.0 "Entering Two-Wire ICSP Mode" for more information

Check the Status of the Device.

Step 3 checks the status of the device to ensure it is ready to receive information from the programmer.

See Section 8.0 "Check Device Status" for more information.

4. Erase the Target Device.

If the target memory block in the device is not blank, or if the device is code-protected, an erase step must be performed before programming any new data.

See **Section 9.0 "Erasing the Device"** for more information.

5. Enter Programming Mode.

Step 5 verifies that the device is not codeprotected, and boots the TAP controller to start sending and receiving data to and from the PIC32MM CPU.

See Section 10.0 "Entering Serial Execution Mode" for more information.

6. Perform Software Reset.

Force reload of device configuration.

7. Download the Programming Executive (PE).

The PE is a small block of executable code that is downloaded into the RAM of the target device. It will receive and program the actual data.

Note: If the programming method being used does not require the PE, Step 7 is not required.

For more information, see Section 12.0 "Downloading the Programming Executive (PE)".

8. Download the Block of Data to Program.

All methods, with or without the PE, must download the desired programming data into a block of memory in RAM.

See Section 13.0 "Downloading a Data Block" for more information.

9. Initiate Flash Write.

After downloading each block of data into RAM, the programming sequence must be started to program it into the target device's Flash memory.

See Section 14.0 "Initiating a Flash Row Write" for more information.

- Repeat Steps 7 and 8 until All Data Blocks are Downloaded and Programmed.
- 11. Verify the Program Memory.

After all programming data and Configuration bits are programmed, the target device memory should be read back and verified for the matching content.

See Section 15.0 "Verify Device Memory" for more information.

12. Exit the Programming mode.

The newly programmed data are not effective until either power is removed and reapplied to the target device or an exit programming sequence is performed.

See Section 16.0 "Exiting Programming Mode" for more information.


4.0 CONNECTING TO THE DEVICE

The PIC32MM family provides two possible physical interfaces for connecting and programming the memory contents (see Figure 4-1). For all programming interfaces, the target device must be powered and all required signals must be connected. In addition, the interface must be enabled, either through its Configuration bit, as in the case of the JTAG four-wire interface, or though a special initialization sequence, as is the case of the two-wire ICSP interface.

The JTAG interface is enabled by default in blank devices shipped from the factory.

Enabling ICSP is described in **Section 7.0 "Entering Two-Wire ICSP Mode"**.

FIGURE 4-1: PROGRAMMING INTERFACES



4.1 Four-Wire JTAG Interface

One possible interface is the four-wire JTAG (IEEE 1149.1) port. Table 4-1 lists the required pin connections. This interface uses the following four communication lines to transfer data to and from the PIC32MM device being programmed:

- Test Clock Input (TCK)
- Test Mode Select Input (TMS)
- · Test Data Input (TDI)
- Test Data Output (TDO)

Refer to the specific device data sheet for the connection of the signals to the device pins.

Note: The device's MCLR pin must be high for four-wire JTAG operation.

4.1.1 TEST CLOCK INPUT (TCK)

TCK is the clock that controls the updating of the TAP controller and the shifting of data through the Instruction Register (IR) or selected Data registers. TCK is independent of the processor clock with respect to both frequency and phase.

4.1.2 TEST MODE SELECT INPUT (TMS)

TMS is the control signal for the TAP controller. This signal is sampled on the rising edge of TCK.

4.1.3 TEST DATA INPUT (TDI)

TDI is the test data input to the Instruction Register or selected Data register. This signal is sampled on the rising edge of TCK for some TAP controller states.

4.1.4 TEST DATA OUTPUT (TDO)

TDO is the test data output from the Instruction Register or Data registers. This signal changes on the falling edge of TCK. TDO is only driven when data are shifted out; otherwise, TDO is tri-stated.

TABLE 4-1: FOUR-WIRE INTERFACE PINS

Device Pin Name	Pin Type	Pin Description
MCLR	I	Programming Enable
VDD and AVDD ⁽¹⁾	Р	Power Supply
Vss and AVss ⁽¹⁾	Р	Ground
VCAP	Р	Filter Capacitor Connection
TDI	I	Test Data In
TDO	0	Test Data Out
TCK	I	Test Clock
TMS	I	Test Mode State

Legend: I = Input O = Output P = Power

Note 1: All power supply and ground pins must be connected, including analog supplies (AVDD) and ground (AVSS).

4.2 Two-Wire ICSP Interface

Another possible interface is the two-wire ICSP port. Table 4-2 lists the required pin connections. This interface uses the following two communication lines to transfer data to and from the PIC32MM device being programmed:

- Serial Program Clock (PGECx)
- Serial Program Data (PGEDx)

These signals are described in the following two sections. Refer to the specific device data sheet for the connection of the signals to the chip pins.

4.2.1 SERIAL PROGRAM CLOCK (PGECx)

PGECx is the clock that controls the updating of the TAP controller and the shifting of data through the Instruction Register or selected Data registers. PGECx is independent of the processor clock with respect to both frequency and phase.

4.2.2 SERIAL PROGRAM DATA (PGEDx)

PGEDx is the data input/output to the Instruction Register or selected Data registers. It is also the control signal for the TAP controller. This signal is sampled on the falling edge of PGECx for some TAP controller states.

TABLE 4-2: TWO-WIRE INTERFACE PINS

Device Pin Name	Programmer Pin Name	Pin Type	Pin Description
MCLR	MCLR	Р	Programming Enable
VDD and AVDD ⁽¹⁾	VDD	Р	Power Supply
Vss and AVss ⁽¹⁾	Vss	Р	Ground
VCAP ⁽²⁾	N/A	Р	Filter Capacitor Connection
PGECx ⁽²⁾	PGEC	I	Programming Pin Pair: Serial Clock
PGEDx ⁽²⁾	PGED	I/O	Programming Pin Pair: Serial Data

Legend: I = Input

O = Output

P = Power

Note 1: All power supply and ground pins must be connected, including analog supplies (AVDD) and ground (AVSS).


2: Any pair of programming pins available on a particular device may be used, however, they must be used as a pair (PGED1 must be used with PGEC1, and so on).

4.3 Power Requirements

Devices in the PIC32MM family are dual voltage supply designs. There is one supply for the core and another for peripherals and I/O pins. All devices contain an on-chip regulator for the lower voltage core supply to eliminate the need for an additional external regulator. An external capacitor, called VCAP, is required for proper device operation.

Refer to Section 22.0 "AC/DC Characteristics and Timing Requirements" and the "Electrical Characteristics" chapter(s) in the specific device data sheet for the power requirements for your device.

FIGURE 4-2: POWER CONNECTIONS




Note 1: These are typical operating voltages. Refer to Section 22.0 "AC/DC Characteristics and Timing Requirements" for the full operating ranges of VDD and VCAP.

5.0 FOUR-WIRE JTAG vs. ICSP

Programming is accomplished through the EJTAG module in the CPU core. EJTAG is connected to either the full set of JTAG pins, or a reduced two-wire to four-wire EJTAG interface for ICSP mode. In both modes, programming the PIC32MM Flash memory is accomplished through the ETAP controller. The TAP controller uses the TMS pin to determine if the Instruction Register or Data registers should be accessed in the shift path between TDI and TDO (see Figure 5-1).

The basic concept of EJTAG that is used for programming is the use of a special memory area, called DMSEG (0xFF200000 to 0xFF2FFFFF), which is only available when the processor is running in Debug mode. All instructions are serially shifted into an internal buffer, and then loaded into the Instruction Register and executed by the CPU. Instructions are fed through the ETAP state machine in 32-bit words.


FIGURE 5-1: TAP CONTROLLER



5.1 Programming Interface

Figure 5-2 shows the basic programming interface in PIC32MM devices. Descriptions of each interface block are provided in subsequent sections.

FIGURE 5-2: BASIC PIC32MM PROGRAMMING INTERFACE BLOCK DIAGRAM



5.1.1 ETAP

This block serially feeds instructions and data into the CPU.

5.1.2 MTAP

In addition to the EJTAG TAP (ETAP) controller, the PIC32MM device uses a second proprietary TAP controller for additional operations. The Microchip TAP (MTAP) controller supports two instructions relevant to programming: MTAP_COMMAND and TAP switch instructions. See Table 21-1 for a complete list of instructions. The MTAP_COMMAND instruction provides a mechanism for a JTAG probe to send commands to the device through its Data register.

The programmer sends commands by shifting in the MTAP_COMMAND instruction through the <code>SendCommand</code> pseudo operation and then sending <code>MTAP_COMMAND</code> <code>DR</code> commands through the <code>XferData</code> pseudo operation (see Table 21-2 for specific commands).

The probe does not need to issue a MTAP_COMMAND instruction for every command shifted into the Data register.

5.1.3 TWO-WIRE TO FOUR-WIRE

This block converts the two-wire ICSP interface to the four-wire JTAG interface.

5.1.4 CPU

The CPU executes instructions at 8 MHz through the internal oscillator.

5.1.5 FLASH CONTROLLER

The Flash controller controls erasing and programming of the Flash memory on the device.

5.1.6 FLASH MEMORY

The PIC32MM device Flash memory is divided into two logical Flash partitions, consisting of the Boot Flash Memory (BFM) and Program Flash Memory (PFM). The BFM begins at address, 0x1FC00000, and the PFM begins at address, 0x1D000000. Each Flash partition is divided into pages, which represent the smallest block of memory that can be erased. Depending on the device, page sizes are 256 words (1024 bytes), 512 words (2048 bytes), 1024 words (4096 bytes) or 4096 words (16,384 bytes). Row size indicates the number of words that are programmed with the Row Program command. There are typically eight rows within a page; therefore, devices with 256, 512, 1024 and 4096-word page sizes have 32, 64, 128 and 512-word row sizes, respectively. Table 5-1 shows the PFM, BFM, row and page size of each device family.

Some memory locations of the BFM are reserved for the device Configuration registers; see Section 20.0 "Configuration Memory Device ID and Unique Device Identifier" for more information.

TABLE 5-1: CODE MEMORY SIZE

PIC32MM Device	Row Size (Words)	Page Size (Words)	Boot Flash Memory Address (Bytes) ⁽¹⁾	Programming Execution ^(2,3)
PIC32MM0016/0032/0064/ 0128/0256GPL0XX	64	512	0x1FC00000-0x1FC016FF (5.75K)	RIPE_20_aabbcc.hex

- Note 1: The Program Flash Memory address ranges are based on program Flash size and are as follows:
 - 0x1D000000-0x1D003FFF (16 Kbytes)
 - 0x1D000000-0x1D007FFF (32 Kbytes)
 - 0x1D000000-0x1D00FFFF (64 Kbytes)
 - 0x1D000000-0x1D01FFFF (128 Kbytes)
 - 0x1D000000-0x1D03FFFF (256 Kbytes)
 - 0x1D000000-0x1D07FFFF (512 Kbytes)
 - 0x1D000000-0x1D0FFFFF (1024 Kbytes)
 - 0x1D000000-0x1D1FFFFF (2048 Kbytes)
 - All Program Flash Memory sizes are not supported by each family.
 - 2: The Programming Executive can be obtained from the related product page on the Microchip website or it can be located in the following MPLAB[®] X IDE installation folders:
 - $\verb|...|Microchip|MPLABX|mplab_ide|mplablibs|modules|ext|REALICE.jar|$
 - $\verb|...|Microchip|MPLABX|mplab_ide|mplablibs|modules|ext|ICD3.jar|$
 - ...\Microchip\MPLABX\mplab_ide\mplablibs\modules\ext\PICKIT3.jar
 - 3: The last characters of the file name, aabbcc, vary based on the revision of the file.

5.2 Four-Wire JTAG Details


The four-wire interface uses standard JTAG (IEEE 1149.1-2001) interface signals.

- TCK: Test Clock drives data in/out
- TMS: Test Mode Select selects operational mode
- TDI: Test Data Input data into the device
- TDO: Test Data Output data out of the device

Since only one data line is available, the protocol is necessarily serial (like SPI). The clock input is at the TCK pin. Configuration is performed by manipulating a state machine, bit by bit, through the TMS pin. One bit of data is transferred in and out per TCK clock pulse at the TDI and TDO pins. Different instruction modes can be loaded to read the chip ID or manipulate chip functions

Data presented to TDI must be valid for a chip-specific setup time before, and hold time after, the rising edge of TCK. TDO data are valid for a chip-specific time after the falling edge of TCK (refer to Figure 5-3).

FIGURE 5-3: FOUR-WIRE JTAG INTERFACE EXAMPLE USING JTAG SEND COMMAND




5.3 Two-Wire ICSP Details

In ICSP mode, the two-wire ICSP signals are time multiplexed into the two-wire to four-wire block. The two-wire to four-wire block then converts the signals to look like a four-wire JTAG port to the TAP controller.

5.3.1 SIGNAL MULTIPLEXING

The TDI, TDO and TMS signals are multiplexed into PGEDx in four clocks (see Figure 5-4). The Least Significant bit (LSb) is shifted in first. TDI and TMS are sampled on the falling edge of PGECx, while TDO is driven on the falling edge of PGECx. This multiplexing is used for both read and write data transfers.

FIGURE 5-4: TWO-WIRE, FOUR-PHASE EXAMPLE USING JTAG SEND COMMAND



6.0 PSEUDO OPERATIONS

To simplify the description of programming details, all operations will be described using pseudo operations. There are several functions used in the pseudocode descriptions. These are used to either make the pseudocode more readable, to abstract implementation-specific behavior or both. When passing parameters with pseudo operation, the following syntax will be used:

- 5'h0x03 sends 5-bit hexadecimal value of 3
- 6'b011111 sends 6-bit binary value of 31

These functions are defined in this section and include the following operations:

- SetMode (mode)
- SendCommand (command)
- oData = XferData (iData)
- oData = XferFastData (iData)
- oData = XferInstruction (instruction) *
 oData = ReadFromAddress (address)

6.1 SetMode Pseudo Operation

Format:

SetMode (mode)

Purpose:

To set the EJTAG state machine to a specific state.

Description:

The value of mode is clocked into the device on signal, TMS. TDI is set to a '0' and TDO is ignored.

Restrictions:

None.

Example:

SetMode (6'b011111)

FIGURE 6-1: SetMode FOUR-WIRE





FIGURE 6-2: SetMode TWO-WIRE



6.2 SendCommand Pseudo Operation

Format:

SendCommand (command)

Purpose:

To send a command to select a specific TAP register.

Description (in sequence):

- 1. The TMS header is clocked into the device to select the Shift IR state.
- The command is clocked into the device on TDI while holding the TMS signal low.
- 3. The last Most Significant bit (MSb) of the command is clocked in while setting TMS high.
- The TMS footer is clocked in on TMS to return the TAP controller to the Run/Test Idle state.

Restrictions:

None.

Example:

SendCommand (5'h0x07)

FIGURE 6-3: SendCommand FOUR-WIRE





FIGURE 6-4: SendCommand TWO-WIRE (FOUR-PHASE)



6.3 XferData Pseudo Operation

Format:

oData = XferData (iData)

Purpose:

To clock data to and from the register selected by the command.

Description (in sequence):

- 1. The TMS header is clocked into the device to select the Shift DR state.
- The data are clocked in/out of the device on TDI/TDO while holding the TMS signal low.
- 3. The last MSb of the data is clocked in/out while setting TMS high.
- 4. The TMS footer is clocked in on TMS to return the TAP controller to the Run/Test Idle state.

Restrictions:

None.

Example:

oData = XferData (32'h0x12)

FIGURE 6-5: XferData FOUR-WIRE





FIGURE 6-6: XferData TWO-WIRE (FOUR-PHASE)



6.4 XferFastData Pseudo Operation

Format:

oData = XferFastData (iData)

Purpose:

To quickly send 32 bits of data in/out of the device.

Description (in sequence):

 The TMS header is clocked into the device to select the Shift DR state.

Note: For two-wire (four-phase) – On the last clock, the oPrAcc bit is shifted out on TDO while clocking in the TMS header. If the value of oPrAcc is not '1', the whole operation must be repeated.

The input value of the PrACC bit, which is '0', is clocked in.

Note: For two-wire (four-phase) – During this operation, the TDO will be the LSb of the output data. The rest of the 31 bits of the input data are clocked in and the 31 bits of output data are clocked out. For the last bit of the input data, the TMS Footer = 1 is set.

3. TMS Footer = 10 is clocked in to return the TAP controller to the Run/Test Idle state.


Restrictions:


The SendCommand (ETAP_FASTDATA) must be sent first to select the Fastdata register, as shown in Example 6-1. See Table 21-4 for detailed descriptions of commands.


EXAMPLE 6-1: SendCommand

// Select the Fastdata Register
SendCommand(ETAP_FASTDATA)
// Send/Receive 32-bit Data
oData = XferFastData(32'h0x12)

FIGURE 6-7: XferFastData FOUR-WIRE







6.5 XferInstruction Pseudo Operation

Format:

XferInstruction (instruction)

Purpose:

To send 32 bits of data for the device to execute.

Description:

The instruction is clocked into the device and then executed by the CPU.

Restrictions:

The device must be in Debug mode.

EXAMPLE 6-2: XferInstruction FOR PIC32MM DEVICES

```
XferInstruction (instruction)
{
    // Select Control Register
    SendCommand(ETAP_CONTROL);
    // Wait until CPU is ready
    // Check if Processor Access bit (bit 18) is set
    do {
        controlVal = XferData(32'h0x0004C000);
    } while( PrAcc(contorlVal<18>) is not '1' );

    // Select Data Register
    SendCommand(ETAP_DATA);

    // Send the instruction
    XferData(instruction);

    // Tell CPU to execute instruction
    SendCommand(ETAP_CONTROL);
    XferData(32'h0x0000C000);
}
```

6.6 ReadFromAddress Pseudo Operation

Format:

oData = ReadFromAddress (address)

Purpose:

To send 32 bits of data to the device memory.

Description:

The 32-bit data are read from the memory at the address specified in the "address" parameter.

Restrictions:

The device must be in Debug mode.

EXAMPLE 6-3: ReadFromAddress

```
ReadFromAddress (address)
// Load Fast Data register address to s3
instruction = 0x000041B3;
instruction |= (0xff200000&0xffff0000);
XferInstruction(instruction); // lui s3, <FAST DATA REG ADDRESS(31:16)> - set address of fast data register
// Load memory address to be read into t0
instruction = 0 \times 000041 \text{A8};
instruction |= (address&0xffff0000);
XferInstruction(instruction); // lui t0, <DATA ADDRESS(31:16)> - set address of data
instruction = 0 \times 00005108;
instruction |= (address<<16) &0xffff0000;
XferInstruction(instruction); // ori t0, <DATA ADDRESS(15:0)> - set address of data
// Read data
XferInstruction(0x0000FD28); // lw t1, 0(t0)
// Store data into Fast Data register
XferInstruction(0x0C000C00);
                           // 2 nops
// Shift out the data
SendCommand(ETAP FASTDATA);
oData = XferFastData(32'h0x00000000);
return oData;
```

7.0 ENTERING TWO-WIRE ICSP MODE

Any pair of the two-wire PGEDx and PGECx pins can be used for programming; however, they must be used as a pair; PGED1 must be used with PGEC1 and so on.

Note: If using the four-wire JTAG interface, the following procedure is not necessary.

The following steps are required to enter Two-Wire ICSP mode:

- 1. The MCLR pin is briefly driven high, then low.
- 2. A 32-bit key sequence is clocked into PGEDx.
- 3. MCLR is then driven high within a specified period of time and held.

Refer to Section 22.0 "AC/DC Characteristics and Timing Requirements" for timing details.

The programming voltage applied to MCLR is VIH, which is essentially VDD in PIC32MM devices. There is no minimum time requirement for holding at VIH. After VIH is removed, an interval of at least P18 must elapse before presenting the key sequence on PGEDx.


The key sequence is a specific 32-bit pattern: '0100 1101 0100 0011 0100 1000 0101 0000' (the acronym, 'MCHP', in ASCII). The device will enter Program/Verify mode only if the key sequence is valid. The MSb of the Most Significant nibble must be shifted in first.

Once the key sequence is complete, VIH must be applied to MCLR and held at that level for as long as the two-wire ICSP interface is to be maintained. An interval of at least time, P19 and P7, must elapse before presenting data on PGEDx. Signals appearing on PGEDx before P7 has elapsed will not be interpreted as valid.

Upon successful entry, the programming operations documented in subsequent sections can be performed. While in Two-Wire Enhanced ICSP mode, all unused I/Os are placed in the high-impedance state.

Note: Entry into ICSP mode places the device in Reset to prevent instructions from executing. To release the Reset, the MCHP_DE_ASSERT_RST command must be issued.


FIGURE 7-1: ENTERING ENHANCED ICSP™ MODE



8.0 CHECK DEVICE STATUS

Before a device can be programmed, the programmer must check the status of the device to ensure that it is ready to receive information.

FIGURE 8-1: CHECK DEVICE STATUS



8.1 Four-Wire Interface

The following steps are required to check the device status using the four-wire JTAG interface. $\overline{\text{MCLR}}$ is asserted to hold the device in Reset to prevent code execution.

- 1. Set MCLR pin high.
- SetMode (6'b011111) to force the chip TAP controller into the Run Test/Idle state.
- 3. SendCommand (MTAP SW MTAP).
- 4. SendCommand (MTAP COMMAND).
- 5. statusVal = XferData (MCHP STATUS).
- 6. If CFGRDY (statusVal[3]) is not '1' and FCBUSY (statusVal[2]) is not '0', go to Step 5.

Note: If using the four-wire interface, the oscillator source, as selected by the Configuration Words, must be present to access Flash memory. In an unprogrammed device, the oscillator source is the internal FRC, allowing for Flash memory access. If the Configuration Words have been reprogrammed to select an external oscillator source, then it must be present for Flash memory access. See the "Special Features" chapter in the specific device data sheet for details regarding oscillator selection using the Configuration Word settings.

8.2 Two-Wire Interface

The following steps are required to check the device status using the two-wire interface:

- SetMode (6'b011111) to force the chip TAP controller into the Run Test/Idle state.
- 2. SendCommand (MTAP SW MTAP).
- 3. SendCommand (MTAP COMMAND).
- 4. statusVal = XferData (MCHP STATUS).
- 5. If CFGRDY (statusVal[3]) is not '1' and FCBUSY (statusVal[2]) is not '0', go to Step 4.

Note: If CFGRDY and FCBUSY do not come to the proper state within 10 ms, the sequence may have been executed incorrectly or the device is damaged.


9.0 ERASING THE DEVICE

Before a device can be programmed, it must be erased. The erase operation writes all '1's to the Flash memory and prepares it to program a new set of data. Once a device is erased, it can be verified by performing a "Blank Check" operation. See Section 9.1 "Blank Check" for more information.

The procedure for erasing Program Flash Memory (Program Flash, Boot Flash and Configuration Memory) consists of selecting the MTAP and sending the MCHP_ERASE command. The programmer then must wait for the erase operation to complete by reading and verifying bits in the MCHP_STATUS value. Figure 9-1 illustrates the process for performing a Chip Erase.

Note: The Device ID memory locations are readonly and cannot be erased. Therefore, Chip Erase has no effect on these memory locations.

FIGURE 9-1: ERASE DEVICE



The following steps are required to erase a target device:

- 1. SendCommand (MTAP SW MTAP).
- 2. SendCommand (MTAP COMMAND).
- 3. XferData (MCHP ERASE).
- 4. XferData (MCHP DE_ASSERT_RST).
- 5. Delay 10 ms.
- 6. statusVal = XferData (MCHP STATUS).
- 7. If CFGRDY (statusVal[3]) is not '1' and FCBUSY (statusVal[2]) is not '0', go to Step 5.

Note: The Chip Erase operation is a self-timed operation. If the FCBUSY and CFGRDY bits do not become properly set within the specified Chip Erase time, the sequence may have been executed incorrectly or the device is damaged.

9.1 Blank Check


The term, "Blank Check", implies verifying that the device has been successfully erased and has no programmed memory locations. A blank or erased memory location always reads as '1'.

The device Configuration registers are ignored by the Blank Check. Additionally, all unimplemented memory space should be ignored by the Blank Check.

10.0 ENTERING SERIAL EXECUTION MODE

Serial Execution mode allows instructions to be fed to the CPU via the JTAG interface. Before a device can be programmed, it must be placed in Serial Execution mode. If the device is code-protected, a Chip Erase must be performed prior to entering Test Serial Execution mode. See Section 9.0 "Erasing the Device" for details.

FIGURE 10-1: ENTERING SERIAL EXECUTION MODE



10.1 Four-Wire Interface

The following steps are required to enter Four-Wire Serial Execution mode:

- 1. SendCommand (MTAP SW MTAP).
- 2. SendCommand (MTAP COMMAND).
- 3. statusVal = XferData (MCHP STATUS).
- 4. If CPS (statusVal[7]) is not '1', the device must be erased first.
- 5. XferData (MCHP ASSERT RST).
- 6. SendCommand (MTAP SW ETAP).
- 7. SendCommand (ETAP EJTAGBOOT).
- 8. endCommand (MTAP SW MTAP).
- 9. SendCommand (MTAP COMMAND).
- 10. XferData (MCHP DE ASSERT RST).
- 11. SendCommand (MTAP SW ETAP).

10.2 Two-Wire Interface

The following steps are required to enter Two-Wire Serial Execution mode:

- 1. SendCommand (MTAP SW MTAP).
- 2. SendCommand (MTAP COMMAND).
- 3. statusVal = XferData (MCHP STATUS).
- 4. If CPS (statusVal[7]) is not '1', the device must be erased first.
- 5. XferData (MCHP ASSERT RST).
- 6. SendCommand (MTAP SW ETAP).
- 7. SendCommand (ETAP EJTAGBOOT).
- 8. SendCommand (MTAP SW MTAP).
- 9. SendCommand (MTAP COMMAND).
- 10. XferData (MCHP DE ASSERT RST).
- 11. XferData (MCHP FLASH ENABLE).
- 12. SendCommand (MTAP SW ETAP).

11.0 INITIATE A SOFTWARE RESET

Initiating a Software Reset forces a reload of the device configuration values. This should be performed prior to any Flash programming operations.

TABLE 11-1: INITIATE A SOFTWARE RESET

Operation	Operand
XferInstruction	0x41A80C00
XferInstruction	0x5108BF80
XferInstruction	0x41A93670 for GPM Devices
XferInstruction	0x41A93B30 for GPL Devices
XferInstruction	0x5129BF80
XferInstruction	0x41AA26F0 for GPM Devices
XferInstruction	0x41A91250 for GPL Devices
XferInstruction	0x514AAA99
XferInstruction	0x31606655
XferInstruction	0xF8080001
XferInstruction	0xF9480000
XferInstruction	0x000A0000
XferInstruction	0xF94852D0
XferInstruction	0xF9690000
XferInstruction	0xFD890000
XferInstruction	0x0C000C00
XferInstruction	0x0C000C00
XferInstruction	0x0C000C00

TABLE 11-2: INSTRUCTIONS TO INITIATE A SOFTWARE RESET

	
Opcode	Instruction
0x41A80C00	nop
0x5108BF80	lui \$t0, 0xBF80
0x41A93670	ori \$t0, 0x3670 for GPM Devices
0x41A93B30	ori \$t0, 0x3B30 for GPL Devices
0x5129BF80	lui \$t1, 0xBF80
0x41AA26F0	ori \$t1, 0x26F0 for GPM Devices
0x41A91250	ori \$t0, 0x1250 for GPL Devices
0x514AAA99	lui \$t2, 0xAA99
0x31606655	ori \$t2, 0x6655
0xF8080001	li \$t3, 1
0xF9480000	sw \$zero, 0(\$t0)
0x000A0000	sw \$t2, 0(\$t0)
0xF94852D0	not \$t2, \$t2
0xF9690000	sw \$t2, 0(\$t0)
0xFD890000	sw \$t3, 0(\$t1)
	lw \$t4, 0(\$t1)
0x0C000C00	nop
	nop
0x0C000C00	nop
	nop
0x0C000C00	nop
	nop

Note: nops are used to flush the instruction pipeline.

Note: Operations and opcode are provided for both PIC32MMXXXGPMXXX (GPM) and PIC32MMXXXGPLXXX devices. Only implement the ones for the device family in use. These differences are caused by the peripheral addresses in the devices.

12.0 DOWNLOADING THE PROGRAMMING EXECUTIVE (PE)

The PE provides the mechanism for the programmer to program and verify PIC32MM devices using a simple command set, and communication protocol. The PE resides in RAM memory and is executed by the CPU to program the device. There are several basic functions provided by the PE:


- · Read Memory
- · Erase Memory
- Program Memory
- · Blank Check
- · Read Executive Firmware Revision
- Get the Cyclic Redundancy Check (CRC) of Flash Memory Locations

The PE performs the low-level tasks required for programming and verifying a device. This allows the programmer to program the device by issuing the appropriate commands and data. A detailed description for each command is provided in Section 18.2 "The PE Command Set".

The PE uses the device's data RAM for variable storage and program execution. After the PE has run, no assumptions should be made about the contents of data RAM.

After the PE is loaded into the data RAM, the PIC32MM family can be programmed using the command set shown in Table 18-2.

FIGURE 12-1: DOWNLOADING THE PE



Loading the PE in the memory is a two-step process:

- Load the PE loader in the data RAM. (The PE loader loads the PE binary file in the proper location of the data RAM, and when done, jumps to the Programming Executive and starts executing it.)
- 2. Feed the PE binary file to the PE loader.

Table 12-1 lists the steps that are required to download the PE.

TABLE 12-1: DOWNLOAD THE PE

	orotion	Operand
	peration	Operand
Step 1:		C32MM RAM address for the PE. The
	core is:	equence executed by the PIC32MM
lui	a0, 0xa000	
ori	a0, a0, 02	
XferIn	nstruction	0xA00041A4
XferIn	nstruction	0x02005084
Step 2:		loader. Repeat this step (Step 3) until
		_loader is loaded in the PIC32MM
		ne operands field, " <pe_loader 16="" 31="" esents="" msbs="" of="" th="" the="" the<="" through=""></pe_loader>
		ocodes shown in Table 12-2. Likewise,
	" <pe loade<="" th=""><th>r lo++>" represents the LSbs 15</th></pe>	r lo++>" represents the LSbs 15
		the PE_loader opcodes shown in
		he "++" sign indicates that when these re performed in succession, the new
		transferred from the list of opcodes of
		er shown in Table 12-2. The instruction
	sequence ex	ecuted by the PIC32MM core is:
lui		pader hi++>
ori		PE_loader lo++>
sw	a2, 0(a0) a0, a0, 4	
	nstruction	0x <pe hi++="" loader="">41A6</pe>
	nstruction	_
	nstruction	0x0C00EB40
	nstruction	
		PE loader. The instruction sequence
		the PIC32MM core is:
lui	t9, 0xa000	
ori	t9, t9,0x2	201
jr nop	t9	
nop		0.70004170
	nstruction	0xA00041B9
	nstruction nstruction	0x02015339
	nstruction	0x0C004599 0x0C000C00
	nstruction	0x0C000C00
		using the PE loader. Repeat the last
	instruction of	this step (Step 5) until the entire PE is
	loaded into th	e PIC32MM memory. In this step, you
		Intel® Hex format file of the PE that you
		I transfer a number of 32-bit words at a C32MM memory (refer to Appendix B:
	"Hex File Fo	rmat"). The instruction sequence
<u></u>	executed by	the PIC32MM is shown in Table 12-2.
SendCo	ommand	ETAP_FASTDATA
XferFa	astData	PE_ADDRESS (Address of PE program block from PE Hex file)
XferFa	astData	PE SIZE (Number of 32-bit words of
		the program block from PE Hex file)
XferFa	astData	PE software opcode from PE Hex file (PE instructions)
Sten 5	lump to the !	
Step 5: Jump to the PE. Magic number (0xDEAD0000) instructs the PE loader that the PE is completely		
loaded into the memory. When the PE_loader sees		
the magic number, it jumps to the PE.		

TABLE 12-2: PE LOADER OPCODES

Opcode		Instruction
0xDEAD41A7	lui	a3, 0xdead
0xFF2041A6	lui	a2, 0xff20
0xFF2041A5	lui	a1, 0xff20
	here1	
0x69E06A60	lw	a0, 0(a2)
	lw	v1, 0(a2)
0x000C94E3	beq	v1, a3, <here3></here3>
0x8DFA0C00	nop	
	beqz	v1, <here1></here1>
	here2	
0x69500C00	# nop	
	lw	v0, 0(a1)
0xE9406DBE	addiu	v1, v1,-1
	sw	v0, 0(a0)
0xADFB6E42	addiu	a0, a0, 4
	bnez	v1, <here2></here2>
0xCFF20C00	nop	
	b	<here1></here1>
0x0C000C00	nop;	nop
	here3	
0xA00041A2	lui	v0, 0xa000
0x03015042	ori	v0,v0,0x301
0x0C004582	jr	v0
	nop	

XferFastData

XferFastData

the magic number, it jumps to the PE. 0x00000000

0xDEAD0000

13.0 DOWNLOADING A DATA BLOCK

To program a block of data to the PIC32MM device, it must be loaded into SRAM.

13.1 With the PE

When using the PE, the steps in Section 13.0 "Downloading a Data Block" and Section 14.0 "Initiating a Flash Row Write" are handled in two single commands: ROW_PROGRAM and PROGRAM.

The ROW_PROGRAM command programs a single row of Flash data, while the PROGRAM command programs multiple rows of Flash data. Both of these commands are documented in Section 18.0 "The Programming Executive".

The following steps are required to download a block of data:

- 1. XferInstruction (opcode).
- 2. Repeat Step 1 until the last instruction is transferred to the CPU.

TABLE 13-1: DOWNLOAD DATA OPCODES


loaded.

Opcode	Instruction	
Step 1: Initialize SRAM base address to 0xA0000000.		
0xA00041A4	lui a0, 0xA000	
Step 2: Write the entire row of data to be programmed into system SRAM.		
0x <data(31:16)>41A5 0x<data(15:0)>50A5 0x<offset>F8A4</offset></data(15:0)></data(31:16)>	<pre>lui a1, <data(31:16)>; ori a1, <data(15:0)>; sw a1, <offset>(a0); //OFFSET increments by 4</offset></data(15:0)></data(31:16)></pre>	
0x0C000C00	Two NOPs	
Step 3: Repeat Step 2 until one row of data has been		

13.2 Without the PE

To program a block of memory without the use of the PE, the block of data must first be written to RAM. This method requires the programmer to transfer the actual machine instructions with embedded (immediate) data for writing the block of data to the device's internal RAM memory.

FIGURE 13-1: DOWNLOADING DATA WITHOUT THE PE



14.0 INITIATING A FLASH ROW WRITE

Once a row of data has been downloaded into the device's SRAM, the programming sequence must be initiated to write the block of data to Flash memory.

See Table 14-1 for the opcode and instructions for initiating a Flash row write.


14.1 With the PE

When using the PE, the ROW_PROGRAM or PROGRAM command is sent to the device along with the data. After the data are received, the PE automatically writes the row.

14.2 Without the PE

Flash memory write operations are controlled by the NVMCON register. Programming is performed by setting NVMCON to select the type of write operation and initiating the programming sequence by setting the WR control bit (NVMCON[15]).

FIGURE 14-1: INITIATING FLASH WRITE WITHOUT THE PE



In the Flash write procedure (see Table 14-1), the Row Programming method is used to program Flash memory, as it is typically the most expedient. The double-word programming method is also available and may be used or required depending on your application. Refer to the "Flash Program Memory" chapter in the specific device data sheet and the related section in the "PIC32 Family Reference Manual" for more information.

The following steps are required to initiate a Flash write:

- 1. XferInstruction (opcode).
- 2. Repeat Step 1 until the last instruction is transferred to the CPU.

TABLE 14-1: **INITIATE FLASH ROW WRITE OPCODES**

Operation	Operand		
Step 1: Initialize constants. Registers a1 and a2 are set for WREN = 1 or NVMOP[3:0] = 0011, and WR = 1, respectively. Registers s1 and s2 are set for the unlock data values and s0 is initialized to '0'.			
ori a1, \$0, 0x4003 ori a2, \$0, 0x8000 lui s1, 0xaa99 ori s1, s1, 0x6655 lui s2, 0x5566 ori s2, s2, 0x99aa lui s0, 0x0000			
XferInstruction	0x400350A0		
XferInstruction	0x800050C0		
XferInstruction	0xAA9941B1		
XferInstruction	0x66555231		
XferInstruction	0x556641B2		
XferInstruction	0x99AA5252		
XferInstruction	0x000041B0		
	xBF802930 for GPM devices, to for GPL devices). Register s3 is set to used to disable write protection in		
for the value NVMBPB. lui a0, 0xbf80 ori a0, a0, low ori s3, \$0, 0x	of for GPL devices). Register s3 is set e used to disable write protection in ver 16 bits of NVM Controller address		
for the value NVMBPB. lui a0, 0xbf80 ori a0, a0, low ori s3, \$0, 0x /* BWPAUNLK bit	of for GPL devices). Register s3 is set e used to disable write protection in refer 16 bits of NVM Controller address		
for the value NVMBPB. lui a0, 0xbf80 ori a0, a0, low ori s3, \$0, 0x /* BWPAUNLK bit XferInstruction	of for GPL devices). Register s3 is set e used to disable write protection in refer 16 bits of NVM Controller address		
for the value NVMBPB. lui a0, 0xbf80 ori a0, a0, low ori s3, \$0, 0x /* BWPAUNLK bit XferInstruction	of for GPL devices). Register s3 is set e used to disable write protection in rer 16 bits of NVM Controller address mask */ 0xBF8041A4 0x29305084 for GPM devices 0x23805084 for GPL devices		
for the value NVMBPB. lui a0, 0xbf80 ori a0, a0, low ori s3, \$0, 0x /* BWPAUNLK bit XferInstruction xferInstruction	of for GPL devices). Register s3 is set e used to disable write protection in orer 16 bits of NVM Controller address 8000 mask */ 0xBF8041A4 0x29305084 for GPM devices 0x23805084 for GPL devices 0x80005260 disable Boot Flash write protection. a996655 */ 56699aa */		
for the value NVMBPB. lui a0, 0xbf80 ori a0, a0, low ori s3, \$0, 0x /* BWPAUNLK bit XferInstruction XferInstruction XferInstruction Step 3: Unlock and sw s1, 16(a0) /* NVMKEY = 0xad sw s2, 16(a0) /* NVMKEY = 0x50 sw s3, 112(a0) /*BWPAUNLK bit	of for GPL devices). Register s3 is set e used to disable write protection in orer 16 bits of NVM Controller address 8000 mask */ 0xBF8041A4 0x29305084 for GPM devices 0x23805084 for GPL devices 0x80005260 disable Boot Flash write protection. a996655 */ 66699aa */) (NVMBPB register) = 1*/		
for the value NVMBPB. lui a0, 0xbf80 ori a0, a0, low ori s3, \$0, 0x /* BWPAUNLK bit XferInstruction XferInstruction XferInstruction Step 3: Unlock and sw s1, 16(a0) /* NVMKEY = 0xac sw s2, 16(a0) /* NVMKEY = 0x5 sw s3, 112(a0 /*BWPAUNLK bit nop XferInstruction	of for GPL devices). Register s3 is set e used to disable write protection in orer 16 bits of NVM Controller address 8000 mask */ 0xBF8041A4 0x29305084 for GPM devices 0x23805084 for GPL devices 0x80005260 disable Boot Flash write protection. a996655 */ 66699aa */) (NVMBPB register) = 1*/		

TABLE 14-1: INITIATE FLASH ROW WRITE

	OPCODES (CONTINUED)			
Operation	Operand			
Step 4: Set the NVMADDR register with the address of the Flash row to be programmed. lui t0, <flash addr(31:16)="" row=""></flash>				
ori t0, t0, <f sw t0, 32(a0)</f 	LASH_ROW_ADDR(15:0)>			
	0x <flash_row_addr(31:16)>41A8</flash_row_addr(31:16)>			
	0x <flash_row_addr(15:0)>5108</flash_row_addr(15:0)>			
source SRA	MSRCADDR register with the physical MM address.			
ori s0, \$0, <r sw s0, 80(a0)</r 	_			
	0x <ram_addr(15:0)>5200</ram_addr(15:0)>			
XferInstruction				
sw a1, 0(a0) /* NVMCON = 0x4 delay (6 µs)	NVMCON register for write operation.			
XferInstruction	0x0C00EAC0			
operation (\text{V} sw s1, 16(a0)) /* NVMKEY = 0xac sw s2, 16(a0) /* NVMKEY = 0x5 sw a2, 8(a0) /* NVMCONSET = 0	a996655 */ 56699aa */			
XferInstruction	0xFA44E8C4			
XferInstruction	0xEB420010			
	CON register until the WR bit 15]) is clear.			
ReadFromAddress	0xBF802930 for GPM devices 0xBF802380 for GPL devices			
(NVMCON[t 500 ns after seeing a '0' in the WR bit 15]) before writing to any of the NVM his requires inserting a NOP in the			
nop nop nop				
XferInstruction	0x0C000C00			
XferInstruction	0x0C000C00			
Step 10: Clear the Wori a3, \$0, 0x sw a3, 4(a0) nop	REN bit (NVMCONM[14]). 4000			
XferInstruction	0x400050E0			
XferInstruction	0x0C00EBC1			

15.0 VERIFY DEVICE MEMORY


The verify step involves reading back the code memory space and comparing it with the copy held in the programmer's buffer. The Configuration registers are verified with the rest of the code.

Note: Because the Configuration registers include the device code protection bit, code memory should be verified immediately after writing (if code protection is enabled). This is because the device will not be readable or verifiable if a device Reset occurs after the code-protect bit has been cleared.

15.1 Verifying Memory with the PE

Memory verify is performed using the <code>GET_CRC</code> command. Table 18-2 lists the opcodes and instructions.

FIGURE 15-1: VERIFYING MEMORY WITH THE PE



The following steps are required to verify memory using the PE:


- 1. XferFastData (GET CRC).
- 2. XferFastData (start Address).
- 3. XferFastData (length).
- 4. valCkSum = XferFastData (32'h0x00).

Verify that valCkSum matches the checksum of the copy held in the programmer's buffer.

15.2 Verifying Memory without the PE

Reading from Flash memory is performed by executing a series of read accesses from the Fastdata register. Table 21-4 shows the EJTAG programming details, including the address and opcode data for performing processor access operations.

FIGURE 15-2: VERIFYING MEMORY WITHOUT THE PE



The following steps are required to verify memory:

- 1. XferInstruction (opcode).
- Repeat Step 1 until the last instruction is transferred to the CPU.
- 3. Verify that valRead matches the copy held in the programmer's buffer.
- 4. Repeat Steps 1-3 for each memory location.

TABLE 15-1: VERIFY DEVICE OPCODES

Opcode	Instruction		
Step 1: Initialize some constants.			
3c13ff20	lui \$s3, 0xFF20		
Step 2: Read	memory location.		
	<pre>lui \$t0, <flash_word_addr(31:16)> ori \$t0, <flash_word_addr(15:0)></flash_word_addr(15:0)></flash_word_addr(31:16)></pre>		
Step 3: Write	to Fastdata register location.		
8d090000 ae690000	lw \$t1, 0(\$t0) sw \$t1, 0(\$s3)		
Step 4: Read data from Fastdata register, 0xFF200000.			
	eat Steps 2-4 until all configuration locations read.		


16.0 EXITING PROGRAMMING MODE

Once a device has been programmed, the device must be taken out of Programming mode to start proper execution of its new program memory contents.

16.1 Four-Wire Interface

Exiting Programming mode is done by removing VIH from MCLR, as illustrated in Figure 16-1. The only requirement for exit is that an interval, P16, should elapse between the last clock and program signals before removing VIH.

FIGURE 16-1: FOUR-WIRE EXIT PROGRAMMING MODE




The following steps are required to exit Programming mode:

- 1. SetMode (5'b11111).
- Assert MCLR.
- 3. Remove power (if the device is powered).

16.2 Two-Wire Interface

Exiting Programming mode is done by removing VIH from MCLR, as illustrated in Figure 16-2. The only requirement for exit is that an interval, P16, should elapse between the last clock and program signals on PGECx and PGEDx before removing VIH.

FIGURE 16-2: TWO-WIRE EXIT PROGRAMMING MODE



Use the following steps to exit Programming mode:

- 1. SetMode (5'b11111).
- 2. Assert MCLR.
- 3. Issue a clock pulse on PGECx.
- 4. Remove power (if the device is powered).

17.0 CLEARING THE JTAGEN CONFIGURATION BIT


To prevent unintended four-wire JTAG lockout, the JTAGEN bit cannot be directly programmed to '0'. This only applies to Four-Wire mode. ICSP can set or clear the JTAGEN bit without this procedure.

17.1 Overview

To write a zero to the JTAGEN bit, the TAP controller must be switched to MTAP before the programming operation starts and returns to ETAG after the programming operation completes. This procedure is only required when programming the Configuration Words.

Figure 17-1 shows a device programming sequence with user and configuration memory being programmed.

FIGURE 17-1: FOUR-WIRE PROGRAMMING SEQUENCE FOR APPLICATION WITH JTAG DISABLED (FJTAGEN = 0)



18.0 THE PROGRAMMING EXECUTIVE

Note: The Programming Executive (PE) is included with your installation of MPLAB[®] X IDE. To download the appropriate PE file for your device, please visit the related product page on the Microchip website (www.microchip.com).

18.1 PE Communication

The programmer and the PE have a master-slave relationship, where the programmer is the master programming device and the PE is the slave.

All communication is initiated by the programmer in the form of a command. The PE is able to receive only one command at a time. Correspondingly, after receiving and processing a command, the PE sends a single response to the programmer.

18.1.1 CPU OPERATING FREQUENCY

Unprogrammed or erased PIC32MM family devices operate from the internal Fast RC (FRC) oscillator, which has a nominal frequency of 8 MHz. The CPU instruction rate is therefore 8 MHz.

18.1.2 COMMUNICATION OVERVIEW

The programmer and the PE communicate using the EJTAG Address, Data and Fastdata registers. In particular, the programmer transfers the command and data to the PE using the Fastdata register. The programmer receives a response from the PE using the Address and Data registers. The pseudo operation of receiving a response is shown in the <code>GetPEResponse</code> pseudo operation below:

Format:

```
response = GetPEResponse()
```

Purpose:

Enables the programmer to receive the 32-bit response value from the PE.

EXAMPLE 18-1: GetPEResponse EXAMPLE

```
WORD
        GetPEResponse()
       WORD response;
// Wait until CPU is ready
SendCommand (ETAP CONTROL);
// Check if Proc. Access bit (bit 18) is set
do {
        controlVal=XferData(32'h0x0004C000);
} while(PrAcc(contorlVal<18>) is not '1');
// Select Data Register
SendCommand (ETAP DATA);
// Receive Response
response = XferData(0);
// Tell CPU to execute instruction
SendCommand (ETAP CONTROL);
XferData(32'h0x0000C000);
// Return 32-bit response
return response;
```

The typical communication sequence between the programmer and the PE is shown in Table 18-1.

The sequence begins when the programmer sends the command and optional additional data to the PE, and the PE carries out the command.

When the PE has finished executing the command, it sends the response back to the programmer.

The response may contain more than one response. For example, if the programmer sent a READ command, the response will contain the data read.

TABLE 18-1: COMMUNICATION SEQUENCE FOR THE PE

Operation	Operand
Step 1: Send command programmer to the	•
XferFastData	(Command data len)
XferFastData	optional data
Step 2: Programmer rea	ds the response from the PE.
GetPEResponse	response
GetPEResponse	response

18.2 The PE Command Set

Table 18-2 provides PE command set details, such as opcode, mnemonic, and a short description for each command. Functional details on each command are provided in Section 18.2.3 "ROW_PROGRAM Command" through Section 18.2.14 "DOUBLE WORD PROGRAM Command".

The PE sends a response to the programmer for each command that it receives. The response indicates if the command was processed correctly. It includes any required response data or error data.

18.2.1 COMMAND FORMAT

All PE commands have a general format consisting of a 32-bit header and any required data for the command (see Figure 18-1). The 32-bit header consists of a 16-bit opcode field, which is used to identify the command, and a 16-bit command operand field. Use of the operand field varies by command.

Note:	Some command	ds have r	no operand
	information; how	ever, the o	perand field
	must be sent	and the F	rogramming
	Executive will ign	ore the data	

FIGURE 18-1: COMMAND FORMAT

31		16	15	0	
	Opcode		Operand (optional)		
31		16	15	0	
	Command Data (if required)				

Note: Opcode/operand and command data are always transfered as 32-bit words. Unused fields are ignored by the PE.

The command in the opcode field must match one of the commands in the command set that is listed in Table 18-2. Any command received that does not match a command in the list returns a NACK response, as shown in Table 18-3.

The PE uses the command operand field to determine the number of bytes to read from or to write to. If the value of this field is incorrect, the command will not be properly received by the PE.

TABLE 18-2: PE COMMAND SET

Opcode	Mnemonic	Description
0x0	ROW_PROGRAM ⁽¹⁾	Programs one row of Flash memory at the specified address.
0x1	READ	Reads N 32-bit words of memory starting from the specified address (N < 65,536).
0x2	PROGRAM	Programs Flash memory starting at the specified address.
0x4	CHIP_ERASE	Chip Erase of entire chip.
0x5	PAGE_ERASE	Erases pages of code memory from the specified address.
0x6	BLANK_CHECK	Blank Check code.
0x7	EXEC_VERSION	Reads the PE software version.
0x8	GET_CRC	Gets the CRC of Flash memory.
0x9	PROGRAM_CLUSTER	Programs the specified number of bytes to the specified address.
0xA	GET_DEVICEID	Returns the hardware ID of the device.
0xC	GET_CHECKSUM	Gets the checksum of Flash memory.
0xE	DOUBLE_WORD_PGRM	Programs two words of Flash memory at the specified address.

Note 1: Refer to Table 5-1 for the row size for each device.

18.2.2 RESPONSE FORMAT

The PE response set is shown in Table 18-3. All PE responses have a general format consisting of a 32-bit header and any required data for the response (see Figure 18-2).

FIGURE 18-2: RESPONSE FORMAT

31		16	15		0
	Last Command			Response Code	
31		16	15		0
	Data_High_1			Data_Low_1	
31		16	15		0
	Data_High_N			Data_Low_N	

18.2.2.1 Last_Cmd Field

Last_Cmd is a 16-bit field in the first word of the response and indicates the command that the PE processed. It can be used to verify that the PE correctly received the command that the programmer transmitted.

18.2.2.2 Response Code

The response code indicates whether the last command succeeded or failed, or if the command is a value that is not recognized. The response code values are shown in Table 18-3.

TABLE 18-3: RESPONSE VALUES

Opcode	Mnemonic	Description
0x0	PASS	Command successfully processed
0x2	FAIL	Command unsuccessfully processed
0x3	NACK	Command not known

18.2.2.3 Optional Data

The response header may be followed by optional data in case of certain commands, such as read. The number of 32-bit words of optional data varies depending on the last command operation and its parameters.

18.2.3 ROW PROGRAM COMMAND

The ROW_PROGRAM command instructs the PE to program a row of data at a specified address.

The data to be programmed to memory, located in command words, Data_1 through Data_N, must be arranged using the packed instruction word format provided in Table 18-4 (this command expects an entire row of data).

FIGURE 18-3: ROW PROGRAM COMMAND

31		16	15		0
	Opcode			Operand	
31		16	15		0
	Addr_High			Addr_Low	
31		16	15		0
	Data_High_1			Data_Low_1	
31		16	15		0
	Data High N			Data Low N	

TABLE 18-4: ROW PROGRAM FORMAT

Field	Description
Opcode	0x0
Operand	Not used
Addr_High	High 16 bits of 32-bit destination address
Addr_Low	Low 16 bits of 32-bit destination address
Data_High_1	High 16 bits of Data Word 1
Data_Low_1	Low 16 bits of Data Word 1
Data_High_N	High 16 bits of Data Word 2 through N
Data_Low_N	Low 16 bits of Data Word 2 through N

Expected Response (1 word):

FIGURE 18-4: ROW PRO	GRAM RESPONSE
----------------------	---------------

31		16	15		0
	Last Command			Response Code	

18.2.4 READ COMMAND

The READ command instructs the PE to read from memory the number of 32-bit words, specified in the operand field, starting from the 32-bit address specified by the Addr_Low and Addr_High fields. This command can be used to read Flash memory and Configuration Words. All data returned in response to this command use the packed data format that is provided in Table 18-5.

FIGURE 18-5: READ COMMAND

31		16	15		0
	Opcode			Operand	
,					
31		16	15		0
	Addr_High			Addr_Low	

TABLE 18-5: READ FORMAT

Field	Description
Opcode	0x1
Operand	N number of 32-bit words to read (maximum of 65,535)
Addr_Low	Low 16 bits of 32-bit source address
Addr_High	High 16 bits of 32-bit source address

Expected Response:

FIGURE 18-6: READ RESPONSE

31		16	15		0
	Last Command			Response Code	
31		16	15		0
	Data_High_1			Data_Low_1	
31		16	15		0
	Data_High_N			Data_Low_N	

Note: Reading unimplemented memory will cause the PE to reset. Ensure that only memory locations present on a particular device are accessed.

18.2.5 PROGRAM COMMAND

The PROGRAM command instructs the PE to program Flash memory, including Configuration Words, starting from the 32-bit address specified in the Addr_Low and Addr_High fields. A 32-bit length field specifies the number of bytes to program.

The address must be aligned to a Flash row size boundary and the length must be a multiple of a Flash row size. Refer to Table 5-1 for device row sizes.

FIGURE 18-7:		PROGRAM COMMAND			
31		16	15		0
	Opcode			Operand	
31		16	15		0
	Addr_High			Addr_Low	
31		16	15		0
L	.ength_High			Length_Low	
31		16	15		0
С	ata_High_1			Data_Low_1	
31		16	15		0
D	ata_High_N			Data_Low_N	

TABLE 18-6: PROGRAM FORMAT

Field	Description		
Opcode	0x2		
Operand	Not used		
Addr_Low	Low 16 bits of 32-bit destination address		
Addr_High	High 16 bits of 32-bit destination address		
Length_Low	Low 16 bits of length		
Length_High	High 16 bits length		
Data_Low_N	Low 16 bits of Data Word 2 through N		
Data_High_N	High 16 bits of Data Word 2 through N		

Note the PROGRAM command returns a single word for the response code for a success and two words for the response code and the fail address.

The following are three programming scenarios:

- The length of the data to be programmed is the size of a single Flash row
- The length of the data to be programmed is the size of two Flash rows
- The length of the data to be programmed is larger than the size of two Flash rows

When the data length is equal to the row size in bytes, the PE receives the block of data from the probe and immediately sends the response for this command back to the probe.

The PE will respond for each row of data that it receives. If the data length of the command is equal to a single row, a single PE response is generated. If the data length is equal to two rows, the PE waits to receive both rows of data and then sends back-to-back responses for each data row. If the data length is greater than two rows of data, the PE will send the response for the first row after receiving the first two rows of data. Subsequent responses are sent after receiving subsequent data row packets. The responses will lag the data by one row. When the last row of data is received, the PE will respond with back-to-back responses for the second to last data row, followed by the last row.


If the PE encounters an error in programming any of the blocks, it sends a failure status to the probe and aborts the PROGRAM command. On receiving the failure status, the probe must stop sending data. The PE will not process any other data for this command from the probe. The process is illustrated in Figure 18-9.

Note:	If the PROGRAM command fails, the					
	programmer should read the failing row					
	using the READ command from the Flash					
	memory. Then, the programmer should					
	compare the row received from Flash					
	memory to its local copy, word-by-word, to					
	determine the address where Flash					
	programming fails.					

The response for this command is a little different than the response for other commands. The 16 MSbs of the response contain the 16 LSbs of the destination address, where the last block is programmed. This helps the probe and the PE maintain proper synchronization of sending and receiving data, and responses.

Expected Response (1 word):

FIGURE 18-8:	PROG	RAM RESPONSE	
31	16	15	0
LSb 16 Bits of the Destination Address of		Response Code	!
Last Bloo	ck		



18.2.6 CHIP ERASE COMMAND

The <code>CHIP_ERASE</code> command erases the entire chip, including the configuration block.

After the erase is performed, the entire Flash memory contains 0xFFFFFFF.

FIGURE 18-10: CHIP_ERASE COMMAND

31		16	15	0
	Opcode		Opera	and

TABLE 18-7: CHIP_ERASE FORMAT

Field	Description
Opcode	0x4
Operand	Not used
Addr_Low	Low 16 bits of 32-bit destination address
Addr_High	High 16 bits of 32-bit destination address

Expected Response (1 word):

FIGURE 18-11: CHIP ERASE RESPONSE

31		16	15		0
	Last Command			Response Code	

18.2.7 PAGE ERASE COMMAND

The PAGE_ERASE command erases the specified number of pages of code memory from the specified base address. Depending on the device, the specified base address must be a multiple of 0x400 or 0x100.

After the erase is performed, all targeted words of code memory contain 0xFFFFFFF.

FIGURE 18-12: PAGE ERASE COMMAND

31		16	_ 15		0
	Opcode			Operand	

31	16	15	()
Addı	_High	Ad	dr_Low	

TABLE 18-8: PAGE ERASE FORMAT

Field	Description
Opcode	0x5
Operand	Number of pages to erase
Addr_Low	Low 16 bits of 32-bit destination address
Addr_High	High 16 bits of 32-bit destination address

Expected Response (1 word):

FIGURE 18-13: PAGE ERASE RESPONSE

31		16	15		0
	Last Command			Response Code	

18.2.8 BLANK CHECK COMMAND

The BLANK CHECK command queries the PE to determine whether the contents of code memory and code-protect Configuration bits (GCP and GWRP) are blank (contain all '1's).

FIGURE 18-14: BLANK CHECK COMMAND 31 16 15 Opcode Operand 31 16 15 0 Addr_High Addr_Low 31 0 16 15 Length_Low Length_High

TABLE 18-9: BLANK CHECK FORMAT

Field	Description
Opcode	0x6
Operand	Not used
Address	Address where to start the Blank Check
Length	Number of program memory locations to check in terms of bytes

Expected Response (1 word for blank device):

FIGURE 18-15: BLANK CHECK RESPONSE 31 16 15 Last Command

Response Code

18.2.9	EXEC	VERSION	COMMAND

EXEC VERSION queries for the version of the PE software stored in RAM.

FIGURE 18-16: E		C_VERSION COMM	AND
31	16	15	0
Opcode		Operand	

TABLE 18-10: EXEC VERSION FORMAT

Field	Description		
Opcode	0x7		
Operand	Not used		

Expected Response (1 word):

FIGURE 18-17:	EXE	_version RESPO	NSE
31	16	15	0
Last Command	t	Version Number	

18.2.10 GET CRC COMMAND

GET CRC calculates the CRC of the buffer, from the specified address to the specified length, using the table look-up method. The CRC details are as follows:

- · CRC-CCITT, 16-bit
- Polynomial: X^16+X^12+X^5+1, Hex 0x00011021
- · Seed: 0xFFFF
- Most Significant Byte (MSB) shifted in first

In the response, only the CRC Least Significant 16 bits are valid.

FIGURE 18-18: GET CRC COMMAND 31 16 15 0 Opcode Operand 31 15 0 16 Addr_High Addr Low 31 0 16 15 Length High Length Low

TABLE 18-11: GET CRC FORMAT

Field	Description
Opcode	0x8
Operand	Not used
Address	Address where to start calculating the CRC
Length	Length of buffer on which to calculate the CRC, in number of bytes

Expected Response (2 words):

FIGURE 18-19: GET CRC RESPONSE 31 16 15 0 **Last Command** Response Code 31 16 15 CRC_High

CRC_Low

18.2.11 PROGRAM CLUSTER COMMAND

PROGRAM CLUSTER programs the specified number of bytes to the specified address. The address must be 64-bit aligned and the number of bytes must be a multiple of a 64-bit word.

FIGURE 18-20:			GRAM IMAI	_CLUSTER ND	
31		16	15		0
	Opcode			Operand	
31		16	15		0
	Addr_High			Addr_Low	
31		16	15		0
	Length_High			Length_Low	

TABLE 18-12: PROGRAM CLUSTER FORMAT

	<u> </u>
Field	Description
Opcode	0x9
Operand	Not used
Address	Start address for programming
Length	Length of area to program in number of bytes

Note:	If the PROGRAM_CLUSTER command fails,
	the programmer should read the failing row
	using the READ command from the Flash
	memory. Then, the programmer should
	compare the row received from Flash
	memory to its local copy, word-by-word, to
	determine the address where Flash
	programming fails.

Expected Response (1 word):

		RAM_CLUSTER	
31	16	15	0
Last Command		Response Code	

18.2.12 GET DEVICEID COMMAND

The ${\tt GET_DEVICEID}$ command returns the hardware ID of the device.

FIGURE 18-22: GET_DEVICEID COMMAND

31	16 15	(0
Opcode		Operand	

TABLE 18-13: GET DEVICEID FORMAT

Field	Description
Opcode	0xA
Operand	Not used

Expected Response (1 word):

FIGURE 18-23: GET DEVICEID

RESPONSE

18.2.13 GET CHECKSUM COMMAND

GET_CHECKSUM returns the sum of all the bytes, starting at the address argument up to the length argument. The result is a 32-bit word.

FIGU	JRE 18-24:	GET_	CHE	CKSUM COMM	AND
31		16	15		0
	Opcode			Operand	
31		16	15		0
	Addr_High			Addr_Low	
31		16	15		0
	Length High			Length Low	

TABLE 18-14: GET CHECKSUM FORMAT

Field	Description
Opcode	0x0C
Operand	Not used
Addr_High	High-order 16 bits of the 32-bit starting address of the data to calculate the checksum for
Addr_Low	Low-order 16 bits of the 32-bit starting address of the data to calculate the checksum for
Length_High	High-order 16 bits of the 32-bit length of data to calculate the checksum for, in bytes
Length_Low	Low-order 16 bits of the 32-bit length of data to calculate the checksum for, in bytes

Expected Response (1 word):

FIGURE 18-25: GET_CHECKSUM RESPONSE

31		16	15		0
	Last Command			Response Code	

31		16	15		0
	Checksum_High			Checksum_Low	

18.2.14 DOUBLE_WORD_PROGRAM COMMAND

DOUBLE_WORD_PROGRAM instructs the PE to program two 32-bit words at the specified address. The address must be an aligned two-word boundary (bit 0 must be '0'). If not, the command will return a FAIL response value and no data will be programmed.

FIGURE 18-26:		BLE_ MMAN	word_progra ND	M
31	16	15		0
Opcode			Operand	
31	16	15		0
Addr_High			Addr_Low	
31	16	15		0
Data0_High			Data0_Low	
	•	•		
31	16	15		0
Data1_High	•		Data1_Low	
·				

TABLE 18-15: DOUBLE_WORD_PROGRAM FORMAT

Field	Description
Opcode	0x0E
Operand	Not used
Addr_High	High-order 16 bits of the 32-bit starting address
Addr_Low	Low-order 16 bits of the 32-bit starting address
Data0_High	High-order 16 bits of Data Word 0
Data0_Low	Low-order 16 bits of Data Word 0
Data1_High	High-order 16 bits of Data Word 1
Data1_Low	Low-order 16 bits of Data Word 1

Expected Response (1 word):

FIGURE 18-27: DOUBLE_WORD_PROGRAM

RESPONSE

31 16 15 0

Last Command Response Code

18.3 JTAGEN Configuration Bit Programming

For the PIC32MM00XXGPL0XX family of devices, if the JTAGEN Configuration bit in the FICD or AFICD Configuration Word is programmed, the MCHP TAP controller must be selected immediately after any PROGRAM command (such as DOUBLE_WORD_PROGRAM or ROW_PROGRAM). This can be done by using a SendCommand (MTAP_SW_MTAP) pseudo operation. After 400 µS, the EJTAG TAP controller can be selected again by calling the SendCommand (MTAP_SW_ETAP) pseudo operation.

19.0 CHECKSUM

19.1 Theory

The checksum is calculated as the 32-bit summation of all bytes (8-bit quantities) in Program Flash Memory, Boot Flash Memory (except device Configuration Words), the Device ID register with applicable mask and the device Configuration Words with applicable masks. Then, the two's complement of the summation is calculated. This final 32-bit number is presented as the checksum.

19.2 Mask Values

The mask value of a device configuration is calculated by setting all the unimplemented bits to '0' and all the implemented bits to '1'.

For example, Register 19-1 shows the FICD register of the PIC32MM0064GPL036 device. The mask value for this register is:

mask_value_FCID = 0xFFFFFF4

REGISTER 19-1: FICD REGISTER OF PIC32MM0064GPL036

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	r-0	r-1	r-1	r-1	r-1	r-1	r-1	R/P-1
31:24	_	_	-	_	_	_	_	BWP
22.40	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	_	_	_	_	_	_	_	_
45.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
15:8			1		_		_	_
7.0	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
7:0		_	_	ICESE	L[1:0]	FJTAGEN	DEBU	IG[1:0]

Legend: P = Programmable bi		r = Reserved bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

Table 19-1 lists the mask values of the device Configuration registers and Device ID register to be used in the checksum calculations for PIC32MM devices.

TABLE 19-1: DEVICE CONFIGURATION REGISTER MASK VALUES OF PIC32MM DEVICES

Configuration Words							
	FDEVOPT	FICD	FPOR	FWDT	FOSCEL	FSEC	DEVID
Register Mask	0x0000FFFF	0xFFFFFFC	0xFFFFFFF	0xFFFFFFF	0xFFFFFFF	0x7FFFFFF	0x0FFFFFF

19.3 Algorithm

Figure 19-1 illustrates an example of a high-level algorithm for calculating the checksum for a PIC32MM device, which demonstrates one method of deriving a checksum. This is merely an example of how the actual calculations can be accomplished. The method that is ultimately used is left to the discretion of the software developer.

As stated earlier, the PIC32MM checksum is calculated as the 32-bit summation of all bytes (8-bit quantities) in Program Flash Memory, Boot Flash Memory (except device Configuration Words), the Device ID register with applicable mask and the device Configuration Words with applicable masks.

Then, the two's complement of the summation is calculated. This final 32-bit number is presented as the checksum.

The mask values of the device Configuration and Device ID registers are derived as described previously in **Section 19.2 "Mask Values"**.

An arithmetic AND operation of these device Configuration register values is performed, with the appropriate mask value, before adding their bytes to the checksum.

Similarly, an arithmetic AND operation of the Device ID register is performed with the appropriate mask value before adding its bytes to the checksum (see Section 20.0 "Configuration Memory Device ID and Unique Device Identifier" for more information).

FIGURE 19-1: HIGH-LEVEL ALGORITHM FOR CHECKSUM CALCULATION pic32MM checksum Read Program Flash Memory, Boot Flash Memory (including DEVCFG registers) and DEVID Register in tmpBuffer Apply DEVCFG and DEVID Masks to Appropriate Locations in tmpBuffer tmpChecksum (32-bit quantity) = 0 Finish Processing All No tmpChecksum = tmpChecksum + Current Byte Value Bytes (8-bit quantities) in (8-bit quantity) in tmpBuffer tmpBuffer? Yes Checksum (32-bit quantity) = Two's Complement of tmpChecksum Done

The formula to calculate the checksum for a PIC32MM device is provided in Equation 19-1.

EQUATION 19-1: CHECKSUM FORMULA

Checksum = Two's Complement (PF + BF + DCR + DIR)

Where:

PF = 32-bit summation of all bytes in Program Flash Memory

BF = 32-bit summation of all bytes in Boot Flash Memory, except device Configuration registers

DCR = 32-bit summation of bytes (FDEVOPT + FICD + FPOR + FWDT + FOSCSEL + FSEC)

DIR = 32-bit summation of bytes

MASKID = Mask value from Table 19-1

19.4 Example of Checksum Calculation

The following five sections demonstrate a checksum calculation for the PIC32MM0064GPL036 device using Equation 19-1.

The following assumptions are made for the purpose of this checksum calculation example:

- Program Flash and Boot Flash Memory are in the erased state (all bytes are 0xFF)
- Device configuration is in the default state of the device (no configuration changes are made)

Each item on the right side of the equation (PF, BF, DCR, DIR) is individually calculated. After deriving the values, the final value of the checksum can be calculated.

19.4.1 CALCULATING FOR "PF" IN THE CHECKSUM FORMULA

The size of Program Flash Memory is 64 Kbytes, which equals 65536 bytes. Since the Program Flash Memory is assumed to be in an erased state, the value of "PF" is resolved through the following calculation:

 $PF = 0xFF + 0xFF + \dots 65536 \text{ times}$ PF = 0x00FF0000 (32-bit number)

19.4.2 CALCULATING FOR "BF" IN THE CHECKSUM FORMULA

The size of the Boot Flash Memory is 6 Kbytes, which equals 6144 bytes. However, the last 256 bytes are device Configuration registers and reserved locations, which are treated separately. Therefore, the number of bytes in Boot Flash that we consider in this step is 5888. Since the Boot Flash is assumed to be in an erased state, the value of "BF" is resolved through the following calculation:

BF = 0xFF + 0xFF + ... 5888 times BF = 0x0016E900 (32-bit number)

19.4.3 CALCULATING FOR "DCR" IN THE CHECKSUM FORMULA

Since the device Configuration registers are left in their default state, the value of the appropriate Configuration register (as read by the PIC32MM core), its respective mask value, the value derived from applying the mask and the 32-bit summation of bytes (all as shown in Table 19-2) provide the total of the 32-bit summation of bytes.

From Table 19-2, the value of "DCR" is:

DCR = 0x00001567 (32-bit number)

TABLE 19-2: DCR CALCULATION EXAMPLE

Register	POR Default Value	Mask	POR Default Value and Mask	32-Bit Summation of Bytes			
FDEVOPT	FFFFFFF	0000FFFF	0000FFFF	000001FE			
FICD	FFFFFFF	FFFFFFC	FFFFFFC	0x000003F9			
FPOR	FFFFFFF	FFFFFFF	FFFFFFF	0x000003FC			
FWDT	FFFFFFF	FFFFFFF	FFFFFFF	0x000003FC			
FOSCEL	FFFFFFF	FFFFFFF	FFFFFFF	0x000003FC			
FSEC	FFFFFFF	7FFFFFF	7FFFFFF	0000037C			
	Total of the 32-Bit Summation of Bytes =						

19.4.4 CALCULATING FOR "DIR" IN THE CHECKSUM FORMULA

The value of the Device ID register, its mask value, the value derived from applying the mask and the 32-bit summation of bytes are shown in Table 19-3.

From Table 19-3, the value of "DIR" is:

DIR = 0x0000016A (32-bit number)

TABLE 19-3: DIR CALCULATION EXAMPLE

Register	POR Default Value	Mask	POR Default Value and Mask	32-Bit Summation of Bytes
DEVID	0x06B16053	0x0FFFFFF	0x06B16053	0x0000016A

19.4.5 COMPLETING THE CHECKSUM CALCULATION

The values derived in previous sections (PF, BF, DCR, DIR) are used to calculate the checksum value. Perform the 32-bit summation of the PF, BF, DCR and DIR, as derived in the previous sections, and store it in a variable, called *temp*, as shown in Example 19-1.

19.4.6 CHECKSUM VALUES WHILE DEVICE IS CODE-PROTECTED

Since the device Configuration Words are not readable while the PIC32MM devices are in the code-protected state, the checksum values are zeros for all devices.

EXAMPLE 19-1: CHECKSUM CALCULATION PROCESS

- 1. First, temp = PF + BF + DCR + DIR, which translates to: temp = 0x00FF0000 + 0x0016E900 + 0x00001567 + 0x0000016A
- 2. Adding all four values results in *temp* being equal to 0x0115FFD1.
- 3. Next, the one's complement of *temp*, called *temp1*, is calculated:

temp1 = two's complement (temp), which is now equal to 0xFEEA002E

Checksum = two's complement (temp), which is Checksum = temp1 + 1, resulting in OxFEEA002F

20.0 CONFIGURATION MEMORY DEVICE ID AND UNIQUE DEVICE IDENTIFIER

PIC32MM devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These features are configurable through specific Configuration bits for each device.

Refer to the "Special Features" chapter in the specific device data sheet for a full list of available features, Configuration bits and the Device ID register.

For the current Silicon Revision and Revision ID for a particular device, please refer to the related Family Silicon Errata and Data Sheet Clarification. These documents are available from the Microchip website by visiting, http://www.microchip.com/PIC32 and navigating to: Documentation>Errata.

20.1 Device ID

The Device ID region of memory can be used to determine variant and manufacturing information about the chip. This region of memory is read-only and can be read when code protection is enabled. The DEVID register identifies the specific part number of the device, the device silicon revision and the Manufacture ID.

Table 20-1 lists the identification information for each device. Table 20-2 shows the Device ID register and Table 20-3 describes the bit field of each register.

TABLE 20-1: DEVICE IDs

Device	DEVID
PIC32MM0016GPL020	0x6B04
PIC32MM0032GPL020	0x6B0C
PIC32MM0064GPL020	0x6B14
PIC32MM0016GPL028	0x6B02
PIC32MM0032GPL028	0x6B0A
PIC32MM0064GPL028	0x6B12
PIC32MM0016GPL036	0x6B06
PIC32MM0032GPL036	0x6B0B
PIC32MM0064GPL036	0x6B16
PIC32MM0064GPM028	0x7708
PIC32MM0128GPM028	0x7710
PIC32MM0256GPM028	0x7718
PIC32MM0064GPM036	0x770A
PIC32MM0128GPM036	0x7712
PIC32MM0256GPM036	0x771A
PIC32MM0064GPM048	0x772C
PIC32MM0128GPM048	0x7734
PIC32MM0256GPM048	0x773C
PIC32MM0064GPM064	0x770E
PIC32MM0128GPM064	0x7716
PIC32MM0256GPM064	0x771E

TABLE 20-2: PIC32MM DEVICE ID REGISTERS

Address Name Bit																	
Address		31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
0xBF803660 for GPM devices, 0xBF803B20 for	ID			[3:0] D[3:0]							DEVID Ifacture		1:0]				
GPL devices																	

TABLE 20-3: DEVICE ID BIT FIELD DESCRIPTIONS

Bit Field	Description
VER[3:0]	The device silicon revision
DEVID[15:0]	Encodes the individual ID of the device
Manufacturing ID[11:0]	0x053

Note:

20.2 Unique Device Identifier (UDID)

All PIC32MM devices are individually encoded during final manufacturing with a Unique Device Identifier or UDID. The UDID cannot be erased by the Chip Erase command or any other user-accessible means. This feature allows for manufacturing traceability of Microchip devices in applications where this is a requirement. It may also be used by the application manufacturer for any number of things that may require unique identification, such as:

- · Tracking the device
- · Unique serial number
- · Unique security key

The UDID comprises five consecutive, 32-bit readonly locations, located between 0x1FC41840 and 0x1FC41850 in the device configuration space. When concatenated, these data form a 160-bit identifier. Table 20-4 lists the addresses of the Identifier Words.

TABLE 20-4: UDID ADDRESSES

UDID	Address	Description
UDID1	0x1FC41840	UDID Word 1
UDID2	0x1FC41844	UDID Word 2
UDID3	0x1FC41848	UDID Word 3
UDID4	0x1FC4184C	UDID Word 4
UDID1	0x1FC41850	UDID Word 5

Note: The UDID value for a given part is only unique within a device family. Refer to the Family Devices table (Table 1) in the specific device data sheet for the list of devices in the family.

20.3 Device Configuration

In PIC32MM devices, the Configuration Words select various device configurations that are set at device Reset prior to execution of any code. These values are located at the highest locations of Boot Flash Memory (BFM), and since they are part of the program memory, are included in the programming file along with executable code and program constants. The names and locations of these Configuration Words are listed in Table 20-1 through Table 20-5. Table 20-5 lists the Configuration Word locations for PIC32MM family devices.

On Power-on Reset (POR), or any Reset, the Configuration Words are copied from the Boot Flash Memory to their corresponding Configuration registers. A Configuration bit can only be programmed = 0 (unprogrammed state = 1).

Writing a Flash location more than once without an erase violates the Flash specifications and may reduce the Flash panel life. Due to the ECC implementation, rewriting a Flash location with different data will cause an ECC error when that location is read.

After programming the Configuration Words, a device Reset will cause the new values to be loaded into the Configuration registers. Because of this, the programmer should program the Configuration Words prior to verification of the device. The final step is programming the code protection Configuration Word.

These Configuration Words determine the oscillator source. If using the Two-Wire Enhanced ICSP mode, the Configuration Words are ignored and the device will always use the FRC; however, in Four-Wire mode, this is not the case. If an oscillator source is selected by the Configuration Words that is not present on the device after Reset, the programmer will not be able to perform Flash operations on the device after it is reset. See the "Special Features" chapter in the specific device data sheet for details regarding oscillator selection using the Configuration Words.

TABLE 20-5: PRIMARY CONFIGURATION WORDS

Configuration Word	Physical Address				
(1)	0x1FC017C0	BCFG4 ⁽²⁾			
FDEVOPT	0x1FC017C4	BCFG4V			
FICD	0x1FC017C8	BCFG3 ⁽²⁾			
FPOR	0x1FC017CC	BCFG3.			
FWDT	0x1FC017D0	BCFG2 ⁽²⁾			
FOSCEL	0x1FC017D4	DCFG2()			
FSEC	0x1FC017D8	BCFG1 ⁽²⁾			
(1)	0x1FC017DC	BCFG1V7			
FSIGN	0x1FC017E0	BCFG0 ⁽²⁾			
(1)	0x1FC017E4	BCFG0,			

- Note 1: These locations do not contain device configuration information, but must be programmed as they are part of a double word shared with configuration information. It is recommended they be programmed with a value of 0xFFFFFFFF.
 - 2: Each BCFGx is comprised of two Flash locations forming a double word. Both locations in the double word must be programmed together with a double-word or a Row Program operation.

TABLE 20-6: ALTERNATE CONFIGURATION WORDS

Configuration Word	Physical A	ddroee
Configuration word	Filysical A	uuiess
(1)	0x1FC01740	ABCFG4 ⁽²⁾
AFDEVOPT	0x1FC01744	ADCFG417
AFICD	0x1FC01748	ABCFG3 ⁽²⁾
AFPOR	0x1FC0174C	ADCEGS.
AFWDT	0x1FC01750	ABCFG2 ⁽²⁾
AFOSCEL	0x1FC01754	ADCFGZ
AFSEC	0x1FC01758	ABCFG1 ⁽²⁾
(1)	0x1FC0175C	ADCFGT
AFSIGN	0x1FC01760	ABCFG0 ⁽²⁾
(1)	0x1FC01764	ADOPGO

- Note 1: These locations do not contain device configuration information, but must be programmed as they are part of a double word shared with configuration information. It is recommended they be programmed with a value of 0xFFFFFFF.
 - 2: Each BCFGx is comprised of two Flash locations forming a double word. Both locations in the double word must be programmed together with a double-word or a Row Program operation.

20.3.1 CONFIGURATION REGISTER REPROGRAMMING

Configuration registers must not be rewritten without being erased first. Reprogramming without a preceding erase operation will violate the Flash memory specification, degrading the Flash endurance and generating an ECC error.

20.3.2 ALTERNATE CONFIGURATION WORDS

PIC32MM devices contain two sets of Configuration Words: Primary and Alternate. The Primary Configuration Word is read from Flash following a device Reset. If an uncorrectable ECC error occurs during this read, the Alternate Configuration Word is read. In typical applications, the Primary and Alternate Configuration Words should be programmed to the same values.

For the purpose of checksum calculations, only the Primary Configuration Word is used.

20.4 Device Code Protection Bit (CP)

The PIC32MM families of devices feature code protection, which when enabled, prevents reading of Flash memory by an external programming device. Once code protection is enabled, it can only be disabled by erasing the device with the Chip Erase command (MCHP ERASE).

When programming a device that has opted to utilize code protection, the programming device must perform verification prior to enabling code protection. Enabling code protection should be the last step of the programming process. Location of the code protection enable bits vary by device. Refer to the "Special Features" chapter in the specific device data sheet for details.

Note: Once code protection is enabled, the Flash memory can no longer be read and can only be disabled by an external programmer using the Chip Erase command (MCHP_ERASE).

20.5 Program Write Protection Bits (PWP)

The PIC32MM families of devices include write protection features, which prevent designated Boot and Program Flash Memory regions from being erased or written during program execution. Write protection is implemented through the SFRs in the Flash controller.

Certain steps may be required during initialization of the device by the external programmer prior to programming Flash regions. Refer to the "Flash Program Memory" chapter in the specific device data sheet for details.

21.0 TAP CONTROLLERS

TABLE 21-1: MCHP TAP INSTRUCTIONS

Command	Value	Description					
MTAP_COMMAND	5'h0x07	TDI and TDO are connected to MCHP Command Shift register (see Table 21-2).					
MTAP_SW_MTAP	5'h0x04	Switch TAP controller to Microchip TAP controller.					
MTAP_SW_ETAP	5'h0x05	Switch TAP controller to EJTAG TAP controller.					
MTAP_IDCODE	5'h0x01	Select Chip Identification Data register.					

21.1 Microchip TAP Controllers (MTAP)

21.1.1 MTAP_COMMAND INSTRUCTION

MTAP_COMMAND selects the MCHP Command Shift register. See Table 21-2 for available commands.

21.1.1.1 MCHP STATUS INSTRUCTION

MCHP_STATUS returns the 8-bit status value of the Microchip TAP controller. Table 21-3 provides the format of the status value returned.

21.1.1.2 MCHP ASSERT RST INSTRUCTION

21.1.1.3 MCHP_DE_ASSERT_RST INSTRUCTION

MCHP_DE_ASSERT_RST removes the persistent device Reset. It is similar to deasserting MCLR. Its associated status bit is DEVRST.

21.1.1.4 MCHP ERASE INSTRUCTION

MCHP_ERASE performs a Chip Erase. The CHIP_ERASE command sets an internal bit that requests the Flash controller to perform the erase. Once the controller becomes busy, as indicated by FCBUSY (status bit), the internal bit is cleared.

21.1.2 MTAP SW MTAP INSTRUCTION

 ${\tt MTAP_SW_MTAP}$ switches the TAP instruction set to the MCHP TAP instruction set.

21.1.3 MTAP SW ETAP INSTRUCTION

MTAP_SW_ETAP effectively switches the TAP instruction set to the EJTAG TAP instruction set. It does this by holding the EJTAG TAP controller in the Run Test/Idle state until a MTAP_SW_ETAP instruction is decoded by the MCHP TAP controller.

21.1.4 MCHP FLASH ENABLE INSTRUCTION

MCHP_FLASH_ENABLE sets the FAEN bit, which controls processor accesses to the Flash memory. The FAEN bit's state is returned in the field of the same name. This command has no effect if CPS = 0. This command requires a NOP to complete.

21.1.5 MTAP IDCODE INSTRUCTION

 ${\tt MTAP_IDCODE}$ returns the value stored in the DEVID register.

21.1.6 MCHP_FLASH_DISABLE INSTRUCTION

<code>MCHP_FLASH_DISABLE</code> clears the FAEN bit, which controls processor accesses to the Flash memory. The FAEN bit's state is returned in the field of the same name. This command has no effect if CPS = 0. This command requires a NOP to complete.

TABLE 21-2: MTAP COMMAND DR COMMANDS

Command Value		Description
MCHP_STATUS	8'h0x00	NOP and return status.
MCHP_ASSERT_RST	8'h0xD1	Requests the Reset controller to assert a device Reset.
MCHP_DE_ASSERT_RST	8'h0xD0	Removes the request for a device Reset, which causes the Reset controller to deassert the device Reset if there is no other source requesting a Reset (i.e., MCLR).
MCHP_ERASE	8'h0xFC	Causes the Flash controller to perform a Chip Erase.
MCHP_FLASH_ENABLE	8'h0xFE	Enables fetches and loads to the Flash (from the processor).
MCHP_FLASH_DISABLE	8'h0xFD	Disables fetches and loads to the Flash (from the processor).

TABLE 21-3: MCHP STATUS VALUE

Bit Range	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
7:0	CPS	0	NVMERR	0	CFGRDY	FCBUSY	FAEN	DEVRST

bit 7 CPS: Code-Protect State bit

1 = Device is not code-protected

0 = Device is code-protected

bit 6 **Unimplemented:** Read as '0'

bit 5 **NVMERR:** NVMCON Status bit

1 = An error occurred during an NVM operation

0 = An error did not occur during an NVM operation

bit 4 Unimplemented: Read as '0'

bit 3 CFGRDY: Code-Protect State bit

1 = Configuration has been read and CP is valid

0 = Configuration has not been read

bit 2 FCBUSY: Flash Controller Busy bit

1 = Flash controller is busy (erase is in progress)

0 = Flash controller is not busy (either erase has not started or it has finished)

bit 1 FAEN: Flash Access Enable bit

This bit reflects the state of FAEN (CFGCON).

1 = Flash access is enabled

0 = Flash access is disabled (i.e., processor accesses are blocked)

bit 0 DEVRST: Device Reset State bit

1 = Device Reset is active

0 = Device Reset is not active

TABLE 21-4: EJTAG TAP INSTRUCTIONS

Command	Value	Description
ETAP_ADDRESS	5'h0x08	Selects the Address register.
ETAP_DATA	5'h0x09	Selects the Data register.
ETAP_CONTROL	5'h0x0A	Selects the EJTAG Control register.
ETAP_EJTAGBOOT	5'h0x0C	Sets EjtagBrk, ProbEn and ProbTrap to '1' as the Reset value.
ETAP_FASTDATA	5'h0x0E	Selects the Data and Fastdata registers.

21.2 EJTAG TAP Controller

21.2.1 ETAP ADDRESS COMMAND

ETAP_ADDRESS selects the Address register. The read-only Address register provides the address for a processor access. The value read in the register is valid if a processor access is pending; otherwise, the value is undefined.

The two or three Least Significant Bytes (LSBs) of the register are used with the Psz[1:0] bits field from the EJTAG Control register to indicate the size and data position of the pending processor access transfer. These bits are not taken directly from the address referenced by the load/store.

21.2.2 ETAP DATA COMMAND

ETAP_DATA selects the Data register. The read/write Data register is used for opcode and data transfers during processor accesses. The value read in the Data register is valid only if a processor access for a write is pending, in which case, the Data register holds the stored value. The value written to the Data register is only used if a processor access for a pending read is finished afterwards, in which case, the data value written is the value for the fetch or load. This behavior implies that the Data register is not a memory location where a previously written value can be read afterwards.

21.2.3 ETAP CONTROL COMMAND

ETAP_CONTROL selects the EJTAG Control Register. The EJTAG Control Register (ECR) handles processor Reset and soft Reset indication, Debug mode indication, access start, finish and size, and read/write indication. The ECR also provides the following features:

- Controls debug vector location and indication of serviced processor accesses
- Allows a debug interrupt request
- · Indicates a processor Low-Power mode
- Allows implementation-dependent processor and peripheral Resets

21.2.3.1 EJTAG Control Register (ECR)

The EJTAG Control Register (see Register 21-1) is not updated/written in the Update-DR state unless a Reset occurred; that is, Rocc (bit 31) is either already '0' or is written to '0' at the same time. This condition ensures proper handling of processor accesses after a Reset.

Reset of the processor can be indicated through the Rocc bit in the TCK domain, a number of TCK cycles after it is removed in the processor clock domain, in order to allow for proper synchronization between the two clock domains.

Bits that are Read/Write (R/W) in the register return their written value on a subsequent read, unless other behavior is defined.

Internal synchronization ensures that a written value is updated for reading immediately afterwards, even when the TAP controller takes the shortest path from the Update-DR to the Capture-DR state.

REGISTER 21-1: ECR: EJTAG CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R-0	R-0	U-0	U-0	U-0	U-0	U-0
31:24	Rocc	Psz[1:0]		_	_		-	_
00.40	R-0	R-0	R-0	R/W-0	R-0	R/W-0	U-0	R/W-0
23:16	VPED	Doze	Halt	PerRst	PrnW	PrACC	1	PrRst
45.0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0
15:8	ProbEn	ProbTrap	-	EjtagBrk	_	-	_	_
7:0	U-0	U-0	U-0	U-0	R-0	U-0	U-0	U-0
		_	_	_	DM			_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 See Note 1

bit 28-24 Unimplemented: Read as '0'

bit 23-19 See Note 1

bit 18 **PrACC:** Pending Processor Access and Control bit

This bit indicates a pending processor access and controls finishing of a pending processor access. A write of '0' finishes processor access if pending. A write of '1' is ignored. A successful Fastdata access will clear this bit.

1 = Pending processor access

0 = No pending preprocessor access

bit 17 Unimplemented: Read as '0'

bit 16 See Note 1

bit 15 **ProbEn:** Processor Access Service Control bit

This bit controls where the probe handles accesses to the DMSEG segment through servicing of processor accesses.

1 = Probe services processor accesses

0 = Probe does not service processor access

bit 14 ProbTrap: Debug Exception Vector Control Location bit

This bit controls the location of the debug exception vector.

1 = 0xFF200200

0 = 0xBFC00480

bit 13 Unimplemented: Read as '0'

bit 12 **EjtagBrk:** Debug Interrupt Exception Request bit

This bit requests a debug interrupt exception to the processor when this bit is written as '1'. A write of '0' is ignored.

1 = A debug interrupt exception request is pending

0 = A debug interrupt exception request is not pending

bit 11-4 Unimplemented: Read as '0'

bit 3 See Note 1

bit 2-0 Unimplemented: Read as '0'

Note 1: For descriptions of these bits, please refer to the Imagination Technologies™ website (www.imgtec.com).

21.2.4 ETAP EJTAGBOOT COMMAND

The ETAP_EJTAGBOOT command causes the processor to fetch code from the debug exception vector after a Reset. This allows the programmer to send instructions to the processor to execute, instead of the processor fetching them from the normal Reset vector. The Reset value of the EjtagBrk, ProbTrap and ProbEn bits follows the setting of the internal EJTAGBOOT indication.

If the EJTAGBOOT instruction has been given, and the internal EJTAGBOOT indication is active, then the Reset value of the three bits is set ('1'); otherwise, the Reset value is clear ('0').

The results of setting these bits are:

- Setting the EjtagBrk causes a debug interrupt exception to be requested right after the processor Reset from the EJTAGBOOT instruction
- The debug handler is executed from the EJTAG memory because ProbTrap is set to indicate the debug vector in EJTAG memory at 0xFF200200
- Service of the processor access is indicated because ProbEn is set

With this configuration in place, an interrupt exception will occur and the processor will fetch the handler from the DMSEG at 0xFF200200. Since ProbEn is set, the processor will wait for the instruction to be provided by the probe.

21.2.5 ETAP FASTDATA COMMAND

The ETAP FASTDATA command provides a mechanism for quickly transferring data between the processor and the probe. The width of the Fastdata register is one bit. During a fast data access, the Fastdata register is written and read (i.e., a bit is shifted in and a bit is shifted out). During a fast data access, the Fastdata register value shifted in specifies whether the fast data access should be completed or not. The value shifted out is a flag that indicates whether the fast data access was successful or not (if completion was requested). The fast data access is used for efficient block transfers between the DMSEG segment (on the probe) and target memory (on the processor). An "upload" is defined as a sequence that the processor loads from target memory and stores to the DMSEG segment. A "download" is a sequence of processor loads from the DMSEG segment and stores to target memory. The "fast data area" specifies the legal range of DMSEG segment addresses (0xFF200000 to 0xFF20000F) that can be used for uploads and downloads. The Data and Fastdata registers (selected with the FASTDATA instruction) allow efficient completion of pending fast data area accesses.

During fast data uploads and downloads, the processor will stall on accesses to the fast data area. The PrACC (Processor Access Pending) bit will be '1', indicating the probe is required to complete the access. Both upload and download accesses are attempted by shifting in a zero SPrAcc value (to request access completion) and shifting out SPrAcc to see if the attempt will be successful (i.e., there was an access pending and a legal fast data area address was used).

Downloads will also shift in the data to be used to satisfy the load from the DMSEG segment fast data area, while uploads will shift out the data being stored to the DMSEG segment fast data area.

As noted above, the following two conditions must be true for the fast data access to succeed:

- PrACC must be '1' (i.e., there must be a pending processor access)
- The fast data operation must use a valid fast data area address in the DMSEG segment (0xFF200000 to 0xFF20000F)

22.0 AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

TABLE 22-1: AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

Standard Operating Conditions


Operating Temperature: 0°C to +70°C. Programming at +25°C is recommended.

Param. No.	Symbol	Characteristic		Max.	Units	Conditions
D111	VDD	Supply Voltage During Programming	_		V	See Note 1
D113	IDDP	Supply Current During Programming	_	_	mA	See Note 1
D114	IPEAK	Instantaneous Peak Current During Start-up	_	_	mA	See Note 1
D031	VIL	Input Low Voltage	_		V	See Note 1
D041	VIH	Input High Voltage	_		V	See Note 1
D080	Vol	Output Low Voltage	_		V	See Note 1
D090	Vон	Output High Voltage	_		V	See Note 1
D012	Cio	Capacitive Loading on I/O Pin (PGEDx)	_		pF	See Note 1
D013	CF	Filter Capacitor Value on VCAP	_	_	μF	See Note 1
P1	TPGC	Serial Clock (PGECx) Period	100		ns	
P1A	TPGCL	Serial Clock (PGECx) Low Time	40	_	ns	
P1B	TPGCH	Serial Clock (PGECx) High Time	40	_	ns	
P6	TSET2	VDD ↑ Setup Time to MCLR ↑	100		ns	
P7	THLD2	Input Data Hold Time from MCLR ↑	500	_	ns	
P9A	TDLY4	PE Command Processing Time	40	_	μS	
P9B	TDLY5	Delay between PGEDx ↓ by the PE to PGEDx Released by the PE	15		μs	
P11	TDLY7	Chip Erase Time	_	_	ms	See Note 1
P12	TDLY8	Page Erase Time	_	_	ms	See Note 1
P13	TDLY9	Row Programming Time	_		ms	See Note 1
P14	TR	MCLR Rise Time to Enter ICSP™ mode	_	1.0	μS	
P15	TVALID	Data Out Valid from PGECx ↑	10	_	ns	
P16	TDLY8	Delay between Last PGECx \downarrow and $\overline{\text{MCLR}} \downarrow$	0	_	s	
P17	THLD3	MCLR ↓ to VDD ↓	_	100	ns	
P18	TKEY1	Delay from First MCLR ↓ to First PGECx ↑ for Key Sequence on PGEDx	40	_	ns	
P19	TKEY2	Delay from Last PGECx ↓ for Key Sequence on PGEDx to Second MCLR ↑	40	_	ns	
P20	TMCLRH	MCLR High Time		500	μs	

Note 1: Refer to the "**Electrical Characteristics**" chapter in the specific device data sheet for the Minimum and Maximum values for this parameter.

APPENDIX A: PIC32MM FLASH MEMORY MAP

FIGURE A-1: FLASH MEMORY MAP



APPENDIX B: HEX FILE FORMAT

Flash programmers process the standard hexadecimal (Hex) format used by the Microchip development tools. The format supported is the Intel[®] HEX32 Format (INHX32). Please refer to **Section 1.7.5** "**Hex File Formats (.hex, .hxl, .hxh)**" in the "*MPASM™ Assembler, MPLINK™ Object Linker, MPLIB™ Object Librarian User's Guide*" (DS33014) for more information about Hex file formats.

The basic format of the Hex file is:

:BBAAAATTHHHH...HHHHCC

Each data record begins with a nine-character prefix and always ends with a two-character checksum. All records begin with ':', regardless of the format. The individual elements are described below.

- BB is a two-digit hexadecimal byte count representing the number of data bytes that appear on the line. Divide this number by two to get the number of words per line.
- AAAA is a four-digit hexadecimal address representing the starting address of the data record. Format is high byte first, followed by low byte. The address is doubled because this format only supports eight bits. Divide the value by two to find the real device address.
- TT is a two-digit record type that will be '00' for data records, '01' for End-of-File (EOF) records and '04' for extended address record.
- HHHH is a four-digit hexadecimal data word.
 Format is low byte followed by high byte. There will be BB/two data words following TT.
- CC is a two-digit hexadecimal checksum that is the two's complement of the sum of all the preceding bytes in the line record.

APPENDIX C: REVISION HISTORY

Revision A (September 2015)

This is the initial version of the document supporting PIC32MMXXXXGPLXXX devices.

Revision B (October 2015)

PIC32MMXXXXGPMXXX devices have been added.

Revision C (May 2016)

Added Section 18.3 "JTAGEN Configuration Bit Programming" and updated Table 20.1.

Removed PIC32MM0XXXGPM0XX devices from document.

Revision D (March 2017)

Added devices to the list in Section 1.0 "Device Overview".

Added devices to Table 20-1.

Updated Section 5.3 "Two-Wire ICSP Details".

Removed Section 5.3.2 "2-Phase ICSP".

Removed Figure 5-5 and Figure 6-8.

Revision E (October 2020)

Updated Section 10.2 "Two-Wire Interface", Section 19.4.3 "Calculating for "DCR" in the Checksum Formula" and Section 19.4.4 "Calculating for "DIR" in the Checksum Formula".

Added Section 21.1.4 "MCHP_FLASH_ENABLE Instruction" and Section 21.1.6 "MCHP_FLASH_DISABLE Instruction".

Updated Figure 10-1.

Updated Table 12-1, Table 12-2, Table 19-1, Table 19-2, Table 19-3, Table 21-2 and Table 21-3.

Updated Example 18-1.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6887-5



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis
Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820