ECE 551 Project Specification


Spring '18
Simple Neural Network
Revision 2
4/18/2018

Overview

Simple Neural Network

- Simple artificial neural network (ANN) for hand-written digit recognition (inference only)
- Input: 28x28 bitmap of hand-written digits
 - Transmitted from PC through UART
- Output: recognized digit, one of 0–9

Transmitted to PC through UART and displayed on LED



Simple Neural Network

- 1 input layer
 - 784 nodes
 - Each node represents one bit of input bitmaps
- 1 output layer
 - 10 nodes
 - Each node represents probability that the input is 0, 1, ..., 9, respectively
- 1 hidden layer
 - 32 nodes
 - Connects input layer and output layer


SNN Input

- 28x28 binary bitmap of a digit
- 28x28 = 784 bits = 98 bytes
- Ten digits (0–9) will be given
 - Some digits are correctly recognized, some others are incorrectly recognized, but the results are deterministic
 - Recognization results will be given
- Test will be done for thousands of digits
- Files will be provided
 - Files for initializing ROM in Modelsim (soon)
 - Files for transmitting from RealTerm (later)

SNN Output

- Recognized digit, one of 0, 1, ..., 9
- Can be correct or incorrect, but the results should be the same as reference
- 1 byte in ASCII (e.g., '5' is 8'h35 not 8'h05)
- Transmit to PC through UART
- Display on LED

Basic Operation



f: activation function

Hidden and Output Unit Operation

$$y_i = f\left(\sum_{k=0}^{783} w_h(i,k)x_k\right)$$

- To calculate each i-th hidden unit result y_i ,
 - multiply hidden weight $w_h(i, k)$ and input unit value x_k for k = 0, ..., 734
 - apply activation function


$$z_i = f\left(\sum_{k=0}^{31} w_o(i,k)y_k\right)$$

- To calculate each i-th output unit result z_i ,
 - multiply output weight $w_o(i, k)$ and hidden unit value y_k for k = 0, ..., 31
 - apply activation function

Final Output


- Among ten output unit values z_i , the largest value indicates the most likely digit
- e.g., if z_5 is the largest, the digit is recognized as 5

Top-Level Design




(a)98 byte input is loaded from PC to RAM ram_input_unit (b)snn_core reads the input bit by bit and recognizes the digit (c)2 byte result is sent to PC and displayed on LED (d)This flow is controlled by Control FSM

SNN Core (snn_core) Design




- (a)Start when **start** is triggered
- (b)Read input bit by bit, changing addr_input_unit
- (c)When done, output digit and assert done

snn_core step 1: Start




• start is asserted by snn

snn_core step 2: Mac Input Unit and Hidden Weight




- Read q_input from ram_input_unit incrementing addr_input_unit
- Extend 1-bit q_input to 8-bit to make it either 0 (8'b00000000) or 127 (8'b01111111).
- Read q_weight_hidden from ram_hidden_weight incrementing addr_hidden_weight
- Mac results

snn_core step 3: Apply Activation Function




- Read rom_act_func_lut suing (mac+1024) as address and read output
- The output is y_k . Write to **d_hidden_unit** port of **ram_hidden_unit**.

snn_core step 5: Mac Hidden Unit and Output Weight




- Read q_hidden_unit from ram_hidden_unit incrementing addr_hidden_unit
- Read q_weight_output from ram_output_weight incrementing addr_output_weight
- Mac results

snn_core step 6: Apply Activation Function



- Read rom_act_func_lut suing (mac+1024) as address and read output
- The output is z_k . Write to **d_output_unit** port of ram_output_unit.


snn_core step 6: Find Maximum



- Find the index of the maximum value in ram_output_unit and set digit
- Assert done for one cycle

Module Details

Mac Operation




- No need to detect overflow or underflow since 25 bits are enough
- All input operands and intermediate values are signed
- Note that asserting clr will take effect one cycle later

Truncation

• To be updated


ROM



```
module rom (
  input [(ADDR WIDTH-1):0] addr,
  input clk,
  output reg [(DATA_WIDTH-1):0] q);
  // Declare the ROM variable
  reg [DATA_WIDTH-1:0] rom[2**ADDR_WIDTH-1:0];
  initial
      readmemh ("Initialization file", rom);
  end
  always @ (posedge clk)
  begin
      q <= rom[addr];</pre>
  end
endmodule
```

- No reset
- Initial
 contents
 loaded using
 readmemh in
 an initial
 block
- Read takes one cycle

RAM



```
module ram (
   input [(DATA WIDTH-1):0] data,
   input [(ADDR WIDTH-1):0] addr,
   input we, clk,
   output [(DATA WIDTH-1):0] q);
   // Declare the RAM variable
   reg [DATA WIDTH-1:0] ram[2**ADDR WIDTH-1:0];
   // Variable to hold the registered read address
   reg [ADDR WIDTH-1:0] addr reg;
   initial
         readmemh("Initialization file", rom);
   end
   always @ (posedge clk)
   begin
         if (we) // Write
              ram[addr] <= data;</pre>
         addr reg <= addr;</pre>
   end
   assign q = ram[addr reg];
endmodule
```

- No reset
- Assert we to enable write
- Separate data in (d) and data out (q) ports
- Initial contents
 loaded using
 readmemh in an
 initial block
- Read and write takes one cycle

Memory (Input Unit RAM)

Name	ROM/ RAM	Data width	Addr width	Description	Initialization file
ram_input_unit	RAM	1	10	Input unit value, x_0 to x_{783}	ram_input_contents.txt (all zeros)

- This RAM is in snn
- Ten sample inputs will be provided. Use one of them to initialize the RAM and test **snn_core**.


Memory (ROM and RAM)

Name	ROM/ RAM	Data width	Addr width	Description	Initialization file
rom_hidden_weight	ROM	8		Hidden weight, $w_h(0,0)$ to $w_h(783,31)$	rom_hidden_weight_contents.txt
rom_output_weight	ROM	8	5+4 =9	Output weight, $w_o(0,0)$ to $w_o(31,9)$	rom_output_weight_contents.txt
ram_hidden_unit	RAM	8	5	Hidden unit result, y_0 to y_{31}	ram_hidden_contents.txt (all zeros)
ram_output_unit	RAM	8	4	Output unit result, z_0 to z_9	ram_output_contents.txt (all zeros)
rom_act_func_lut	ROM	8	11	Activation function LUT	rom_act_func_lut_contents.txt

• These ROMs and RAMs in snn_core

Activation Function LUT

• We use a sigmoid activation function for both y = f(x) and z = f(y)



- This non-linear function is implemented using an LUT
 - Input: 11-bit mac output, (-1024 to 1023) + 1024 since address cannot be negative
 - Output: 8-bit y_k or z_k , 0 to 127

Design Flow

Bottom-Up Design Flow

- (a)Design and test **uart_rx**, **uart_rx** separately and together (HW3)
- (b)Design and test mac (modify from EX7)
- (c)Design and test **snn_core** using one input pre-loaded on RAM (not loaded via UART)
- (d)Integrate uart_tx, uart_rx, and snn_core into snn
- (e)Write a testbench for snn
 - For testing purpose, use the pre-loaded RAM used in (c) and another uart_tx to load the empty input RAM inside snn
 - Use another **uart_rx** to receive the final result and display on the console
- (f)Finally, run it on FPGA

Performance Improvement

Performance Improvement

- Improve performance by using more parallel mac operators
 - Split RAMs and ROMs for parallel access
 - Performance will dramatically improve
 - Area will increase (trade-off!)
- Find maximum as you calculate output unit
 - You will not need ram_output_unit, so you save some area too
- More optimization share your ideas on Canvas for bonus points
- Describe your optimization ideas in the project report
 - What you have done and what you think you could do
- Use can modify only **snn_core** to improve performance. Performance evaluation will be done by simulation without UART transmission.

Test

Testbench Set

• To be provided

Check the Math

• To be provided

Synthesis

Synthesize Your Design

- You have to be able to synthesize your design at the **snn** level of hierarchy.
- Your synthesis script should write out a gate level netlist of follower (**snn.vg**).
- You should be able to demonstrate at least one of your tests running on this post synthesis netlist successfully.
- Timing (400MHz) is mildly challenging. Your main synthesis objective is to minimize area.

Synthesis Constraints

Contraint	Value
Clock frequency	400MHz (yes, I know the project spec speaks of 50MHz, but that is for the FPGA mapped version. The TSMC mapped version needs to hit 400MHz.
Input delay	0.5ns after clock rise for all inputs
Output delay	0.5ns prior to next clock rise for all outputs
Drive strength of inputs	Equivalent to a ND2D2BWP gate from our library
Output load	0.1pF on all outputs
Wireload mode	TSMC32K_Lowk_Conservative
Max transition time	0.15ns
Clock uncertainty	0.10ns

• NOTE: Area should be taken after all hierarchy in the design has been smashed.

Grading

Grading Criteria (subject to change)

- Project demo: 55%
 - Code review: 20%
 - DUTs: Comment quality, conformity to the guidelines, etc.
 - Testbenches: Comment quality, coverage, etc.
 - Functionality: 20%
 - Functionality test using reference testbenches (not all reference testbenches will be provided)
 - Synthesis script review: 5%
 - Post-synthesis test results: 10%
- Report: 15%
 - 4-page report on your efforts to improve performance and reduce area
- Design performance: 15%
 - Number of cycles to complete test
- Design area: 15%
 - Cell area (Synopsys) and FPGA resource usage (Quartus)
- Bonus points: 3%
 - Discussion participation on Canvas (good questions and good answers): 1.5%
 - Use of a version control system: 1.5%

Bonus Points

- Up to 1.5% extra credit for making significant contributions on the Canvas Discussion Forum
- This specification is incomplete or even incorrect
 - In practice, you are never given a perfect specification for a new design
- Make contributions
 - Make definitions more clear
 - Correct inconsistencies
 - e.g., 15-bit output connected to 16-bit input
 - Participate in discussions. Share ideas and information.

Demo Plan

Project Demo (Tentative)

- Location: EH 3634 or 4613
- Date: 5/3 (Thu) and 5/4 (Fri)
 - 1.25% extra credit for demoing on Thursday
 - Reserve a time slot (to be announced later)
- Flash ROM file
- No need to bring your laptop and cable
- Short interview