CE-321L/CS-330L: Computer Architecture Pipelined Processor

Muhammad Moosa Owais, Syed Hamza Raza, Sameez Sarfaraz Sajwani 21-4-2025

Introduction

• Simulate a data sorting algorithm on a processor implemented using RISC-V and Verilog

Methodology

- Task 1 a single-cycle processor to simulate data sorting
- Task 2 modify the single-cycle processor and introduce pipelining
- Task 3 further modify the pipelined processor and introduce hazard control mechanisms (forwarding unit, stalling/flushing the pipeline).

Results

- Show Final simulation
- Describe your results

Task 1

Single-Cycle Bubble Sort

In this exercise we built a simple single-cycle RISC-V datapath that runs a bubble-sort routine on eight byte-spaced elements stored in data memory. The instruction memory is preloaded with machine code for the sort, the data memory is initialized with seven values at addresses 0, 8, 16...48, and seven "element" outputs wire-together each 8-byte group for easy observation. On reset the processor steps through fetch—decode—execute—memory—writeback for every instruction and performs the compare-and-swap passes of the bubble sort.

- **Design Process:** We instantiated IF, ID, EX, MEM and WB stages with a program counter, instruction memory, register file, ALU, data memory and a final multiplexer for writeback. We then wrote a simple testbench to toggle the clock and reset, hooked outputs for the eight data-memory words, and ran the simulation until the sort program completed.
- Code Changes: The Data_Memory module was initialized in its initial block with the eight unsorted bytes at offsets 0, 8, ..., 48. We added eight 64-bit elementN outputs that concatenate eight bytes into one word for waveform monitoring. The Instruction_Memory was likewise filled with the compiled bubble-sort instructions.
- **Results:** In simulation you should see the eight monitored values start in their original order and end up in ascending order once the sort finishes.

Bubble Sort:


Editor Simulator

```
1 addi x18, x0, 0
2 add x8, x0, x0
3 addi x11, x0, 7
                                                  # to track a[i] offset
# i iterator (starts at 0)
# loop bound n = 7
  5 outerloop:
 6
7
8
9
10
            beq x8, x11, outerexit # if i == n, exit
add x29, x0, x8 # j iterator = i
           add x19, x8, x0
add x19, x19, x19
add x19, x19, x19
                                                          # x19 = 4 * x8 (byte offset)
11 add x1
12
13 innerloop:
14 beq x2
15 addi x1
17
18 lw x2
19 lw x2
20
21 blt x2
22 beq x8
            beq x29, x11, innerexit # if j == n, inner loop done
addi x29, x29, 1 # j++
addi x19, x19, 8 # offset += 8
             lw x26, 0(x18)
lw x27, 0(x19)
                                                            # load a[i]
# load a[j]
            blt x26, x27, bubblesort # if a[i] < a[j], swap beq x0, x0, innerloop # else continue
 23
24 bubblesort:
           add x5, x0, x26  # temp = a[i]
sw x27, 0(x18)  # a[i] = a[j]
sw x5, 0(x19)  # a[j] = temp
beq x0, x0, innerloop  # restart inner
 25
26
27
28
 30 innerexit:
 31 addi x8, x8, 1 # i++
32 addi x18, x18, 8 # offset += 8
33 beq x0, x0, outerloop # back to outer
  35 outerexit:
```

Machine Code:

Machine Code	Basic Code	Original Code
0x00000913	addi x18 x0 0	addi x18, x0, 0 # to track a[i] offset
0×0000433	add x8 x0 x0	add x8, x0, x0 # i iterator (starts at 0)
0×00700593	addi xll x0 7	addi xll, x0, 7 # loop bound n - 7
0x04b40663	beq x8 x11 76	beq x8, x11, outerexit # if i n, exit
0×00800eb3	add x29 x0 x8	add x29, x0, x8 # j iterator - i
0x000409b3	add x19 x8 x0	add x19, x8, x0
0×013989b3	add x19 x19 x19	add x19, x19, x19
0×013989b3	add x19 x19 x19	add x19, x19, x19 # x19 - 4 * x8 (byte offset)
0x02be8663	beq x29 x11 44	beq x29, x11, innerexit # if j n, inner loop done
0x001@8@93	addi x29 x29 l	addi ×29, ×29, 1 # j++
0x00898993	addi x19 x19 8	addi x19, x19, 8 # offset +- 8
0x00092d03	lw x26 0(x18)	lw x26, 0(x18) # load a[i]
0x0009ad83	lw x27 0(x19)	lw x27, 0(x19) # load a[j]
0x01bd4463	blt x26 x27 8	blt x26, x27, bubblesort $\#$ if a[i] < a[j], swap
0xfe0004e3	beq x0 x0 -24	beq x0, x0, innerloop # else continue
0x01a002b3	add x5 x0 x26	add x5, x0, x26 # temp - a[1]
0x01b92023	aw x27 0(x18)	aw x27, 0(x18) # a[i] - a[j]
0x0059a023	2w x5 0(x19)	aw x5, 0(x19) # a[j] - temp
0xfc000ce3	beq x0 x0 -40	beq x0, x0, innerloop # restart inner
0x00140413	addi x8 x8 1	addi x8, x8, 1 # i++
0x00890913	addi x18 x18 8	addi x18, x18, 8 # offset +- 8
0xfa000ce3	beq x0 x0 -72	beq x0, x0, outerloop # back to outer

Results:



Task 2

Pipelined RISC-V Bubble Sort


Here we converted the single-cycle design into a classic 5-stage pipeline by inserting IF/ID, ID/EX, EX/MEM and MEM/WB registers and steering control signals through them. The same bubble-sort code and data initialization are used, but the pipeline introduces read-after-write hazards between successive load, compare and store instructions.

- **Design Process:** We added pipeline-register modules (ifidreg, idexreg, exmemreg, memwbreg) between each stage, passed all control and data signals through them, and updated the top-level to drive those registers on every clock edge. The rest of the datapath (PC, IM, CU, RF, ALU, DM) was left largely unchanged.
- Code Changes: New pipeline-register files were created, and the top-level RISC_V_Processor_task2.v was rewritten to connect stage outputs to the next stage's registers rather than directly to the downstream functional units.
- **Results:** The sort never actually completes correctly in simulation—the seven "element" outputs remain in roughly their original order. This is because the design has no hazard detection or forwarding logic, so dependent instructions in the bubble-sort inner loop read stale register or memory values and the compare-and-swap sequence never executes on the correct data.

Pipeline Registers:

```
module ifidreg(
                                                                                     input clk,
input reset,
   input clk,
   input reset.
                                                                                      input [63:0] ifidpc_out, readdata1, readdata2, imm,
   input [63:0] pc_out,
                                                                                                  [4:0] rs1, rs2, rd,
[3:0] funct3,
   input [31:0] instruction,
                                                                                                  branch, memread, memtoreg, memwrite, regwrite, alusrc,
   output reg [63:0] ifidpc_out,
                                                                                      input [1:0] aluop,
output reg [63:0]idexpc_out, idexreaddata1, idexreaddata2, ideximm,
   output reg [31:0] ifidinst);
                                                                                     output reg [4:0] idexrs1, idexrs2, idexrd,
output reg [3:0] idexfunct3,
output reg idexbranch, idexmemread, idexmemtoreg, idexmemwrite, idexregwrite, idexalusrc,
always @(posedge clk) begin
             if (reset == 1'bl) begin
                                                                                     output reg [1:0] idexaluop
                       ifidpc_out = 0;
                       ifidinst = 0;
                                                                                    always 8(posedge clk) begin
if (reset == 1'b1)begin
idexpc_out = 0;
                                                                                                                                                                     input clk, reset,
                       end
             else begin
                                                                                                    idexreaddata1 = 0;
                       ifidpc_out = pc_out;
                                                                                                                                                                     input zeroin,
input [63:0] writedatain,
                                                                                                    idexreaddata2 = 0;
ideximm = 0;
idexrs1 = 0;
                                                                                                                                                                     input [4:0] rdin,
input branchin, memteadin, memtoregin, memwritein, regwritein,
input addermuxselectin,
output reg [63:0] exmemadderout,
                       ifidinst = instruction
                       end
                                                                                                     idexrs2 = 0;
idexrd = 0;
end
                                                                                                                                                                    output reg (size) exmemanderout,
output reg (size) exmemsero,
output reg (size) exmemsritedataout,
output reg (size) exmemsritedataout,
output reg (size) exmemsrid,
output reg exmembranch, exmemmemsread,
output reg exmembranch, exmemsemsread,
                                                                                                     idexfunct3 = 0;
 endmodule
                                                                                                     idexbranch = 0;
idexmemread = 0;
                                                                                                     idexmemtoreg = 0;
                                                                                                     idexmemwrite = 0;
idexregwrite = 0;
                                                                                                                                                                                                                                                                      module memwbreg(
                                                                                                                                                                     always @(posedge clk)
begin
if (reset == 1'b1)
                                                                                                                                                                                                                                                                       input clk, reset,
                                                                                                                                                                                                                                                                         nput clk, reset,
input [63:0] read_data_in,
input [63:0] result_alu_in,
input [63:0] result_alu_in,
input metoreq_in, regwrite_in,
output reg [63:0] readdata_
output reg [63:0] result_alu_out,
output reg [4:0] rd,
output reg Memtoreg, Regwrite;
                                                                                                     idexalusrc = 0;
                                                                                                     idexaluop = 0;
                                                                                             else begin
                                                                                                                                                                               begin
                                                                                                                                                                                   exmemadderout = 64'b0;
exmemzero = 1'b0;
exmemresultoutalu = 63'b0;
exmemwritedataout = 64'b0;
                                                                                                    idexpc_out = ifidpc_out;
idexreaddata1 = readdata1;
idexreaddata2 = readdata2;
                                                                                                    ideximm = imm;
idexrs1 = rs1;
idexrs2 = rs2;
                                                                                                                                                                                   exmemrd = 5'b0;
                                                                                                                                                                                   exmembranch = 1'b0;
                                                                                                    idexrs2 = rs2;
idexfunct3 = funct3;
idexfunct3 = funct3;
idexbranch = branch;
idexmemread = memread;
idexmemtoreg = memtoreg;
idexmemtrite = memwrite;
idexregwrite = memwrite;
idexalusrc = alusrc;
idexalusrc = alusrc;
idexalusrc = end
                                                                                                                                                                                  exmemmerator = 1'b0;
exmemmemtoreg =1'b0;
exmemmemwrite = 1'b0;
exmemregwrite = 1'b0;
                                                                                                                                                                                                                                                                          always @(posedge clk)
                                                                                                                                                                                                                                                                            begin
if (reset == 1'b1)
                                                                                                                                                                                   exmemaddermuxselect = 1'b0;
                                                                                                                                                                                                                                                                                    begin
                                                                                                                                                                                                                                                                                        egin
readdata = 63'b0;
result_alu_out = 63'b0;
rd = 5'b0;
Memtoreg = 1'b0;
Regwrite = 1'b0;
                                                                                                                                                                               begin
                                                                                                                                                                                   exmemadderout = adderout;
                                                                                                                                                                                   exmemzero = zeroin;
exmemresultoutalu = resultinalu;
exmemwritedataout = writedatain;
                                                                                                                                                                                                                                                                                    end
                                                                                                                                                                                   exmemrd = rdin;
                                                                                                                                                                                  exmemmrd = rdin;
exmembranch = branchin;
exmemmemread = memreadin;
exmemmemtoreg = memtoregin;
exmemmemwrite = memwritein;
exmemregwrite = regwritein;
                                                                                      endmodule
                                                                                                                                                                                                                                                                                      readdata = read data in;
                                                                                                                                                                                                                                                                                        result_alu_out = result_alu_in;
rd = Rd_in;
Memtoreg = memtoreg_in;
Regwrite = regwrite_in;
                                                                                                                                                                                    exmemaddermuxselect = addermuxselectin;
```

Results:



Task 3

Pipelined RISC-V Bubble Sort with Hazard Detection and Control

In this section, we integrated hazard detection mechanisms into the pipelined processor developed by the end of Task 2.

- Design Process: Hazards such as data, structural, and control hazards are managed in the
 code by implementing hazard detection circuitry and introducing pipeline stalling mechanisms.
 These hazards typically arise due to instruction dependencies or the need to forward data
 between pipeline stages. To handle this, we implemented a hazard detection unit that monitors
 such situations and determines whether to stall the pipeline or forward the required data. It
 does so by generating appropriate control signals for the forwarding unit and triggering pipeline
 stalls or flushes when necessary.
- Code Changes: modules were created to detect and resolve hazards associated with pipelining and integrated into the top module from Task 2. We implemented a module for the hazard detection unit and another module for the forwarding unit. We also implemented a module for flushing the pipeline when a branch is detected (pipeline flush).

Hazard detection unit:

```
module hazard detection unit (
   input wire Memread,
   input wire [4:0] Rd,
   input wire [31:0] inst,
   output reg
;
  wire [4:0] Rs1, Rs2;
 // Extract source register fields from the instruction
 assign Rs1 = inst[19:15];
 assign Rs2 = inst[24:20];
  always @(*) begin
   // Detect hazard: if Memread and Rd matches any of the source registers
   if (Memread && ((Rd == Rs1) || (Rd == Rs2)))
     stall = 1'b1;
   else
     stall = 1'b0;
endmodule
```


Forwarding unit:

```
module ForwardingUnit (
       input wire [4:0] RS_1, // ID/EX.RegisterRs1 input wire [4:0] RS_2, // ID/EX.RegisterRs2
       input wire [4:0] rdMem,  // EX/MEM.RegisterRd
input wire [4:0] rdWb,  // MEM/WB.RegisterRd
       input wire regWrite_Mem, // EX/MEM.RegWrite
                       regWrite_Wb, // MEM/WB.RegWrite
       input wire
       output reg [1:0] Forward_A,
       output reg [1:0] Forward_B
   i);
    always @(*) begin
       // Forwarding logic for source register RS 1
       if (regWrite Mem && (rdMem != 0) && (rdMem == RS 1)) begin
         Forward A = 2'b10; // Forward from EX/MEM
       end
       else if (regWrite Wb && (rdWb != 0) && (rdWb == RS 1) &&
                !(regWrite Mem && (rdMem != 0) && (rdMem == RS 1))) begin
         Forward A = 2'b01; // Forward from MEM/WB
       end
       else begin
      Forward A = 2'b00; // No forwarding
    end
    // Forwarding logic for source register RS 2
    if (regWrite Mem && (rdMem != 0) && (rdMem == RS 2)) begin
      Forward B = 2'b10; // Forward from EX/MEM
    end
    else if (regWrite Wb && (rdWb != 0) && (rdWb == RS 2) &&
              !(regWrite Mem && (rdMem != 0) && (rdMem == RS 2))) begin
      Forward B = 2'b01; // Forward from MEM/WB
    end
    else begin
      Forward B = 2'b00; // No forwarding
  end
endmodule
```

Pipeline flushing:

```
module pipeline_flush
      input branch,
      output reg Flush
     );
     initial
      begin
0
        Flush = 1'b0;
      end
    always @(*)
      begin
         if (branch == 1'b1)
          Flush = 1'b1;
         else
0
           Flush = 1'b_0;
   endmodule
```

Results:



Task 4 (Performance Comparison):

The pipelined RISC-V processor completes the Bubble Sort algorithm in 3500 nanoseconds, whereas the single-cycle (non-pipelined) processor takes about 5000 nanoseconds to perform the same task. This illustrates the efficiency advantage of pipelining.

In a non-pipelined (single-cycle) processor, instructions are executed one at a time, from start to finish. The processor must wait for one instruction to fully complete before beginning the next. This can lead to inefficient use of resources, as some components of the processor remain idle during certain phases of execution.

In contrast, a pipelined processor divides instruction execution into multiple stages (such as Fetch, Decode, Execute, etc.) and allows multiple instructions to be in different stages at the same time. This overlapping reduces idle time and improves overall speed, as each part of the processor is constantly active.

Challenges

Discuss the challenges faced and how you solved it.

• We expanded the byte-address space from 64 to 256 entries so each of our eight 8-byte elements fits without overlapping or out-of-bounds errors. With only 64 bytes, addresses beyond 0–63 would produce X's; 256 bytes gives plenty of room for all elements plus future growth.

Task Division

State the task division and contribution of each member.

- Task 1 Hamza
- Task 2 Moosa
- Task 3 Sameez
- Task 4 Sameez

Conclusions

- How did your project turn out?
- Briefly state why it was or was not successful.

Project turned out successful, we were able to create a single cycle processor that can implement the bubble sorting algorithm effectively, and the made it a pielined processor coupled with hazard detection, making it more efficient.

Appendices

https://github.com/samsajwani1234/CA-Lab-Project