CircuitSAT to SAT


Samuel Mathias Reng Henning 201504481 April 18, 2022

Exercise 1: Implement the reduction from CircuitSAT to SAT


I will give a quick intro to circuits, to provide terminology for first showing the effectiveness of the reduction and then the maximum polynomial efficiency.

Circuits and the circuit file format

A circuit is a type of directed graph, with 8 types of nodes, called gates. As the word 'gates' signifies, this is logical gates. A gate has 0 to 2 inputs, computes a logical operation, and distribute the Boolean result through all outgoing arcs. The various gates are shown in the illustration below, with inputs signified as x and gate-outputs signified as y



Below I show an example of a graph and the corresponding text-file:



Parsing the circuit file

The circuit graph is provided as a text-file with the following structure:

- First line holds an integer denoting the number of input gates, and nothing else.
- Each subsequent line holds a node, that is a gate, consisting of:
 - 1. Type of node from 0,1,A,O,X,E,N,C specifying a FALSE, TRUE, AND, OR, XOR, EQUALITY, NOT or COPY-gate
 - 2. The inputs to the gate, specified by the each input-gates integer number.

Note:

- The inputs are numbered 1 through n. The other gates are numbered implicitly by their line number, starting from n+1.
- The output of the circuit is the last gate.

In the end of this section I have placed a code-pic of the *read_circuit_file* function. In parsing the circuit file the read_circuit_file function checks:

- that the first line contains a sequence of characters that is not split by any white-space, (code line 127)
- that the first line contains a sequence of characters that corresponds to an integer, (code line 129)
- that there are at least one gate-line (code line 132)
- that each gate-line corresponds to a real gate-type with the correct number of inputs, where each input is a previous gate (including input-gates). (code line 135-149)

Thus I know the input is correctly formed and thus that the Circuit object is well-formed in later parts of the code.

```
try:

file = open(fname, 'r')

lines = file.readlines()

file.close()

first_line = lines[0].split()

if len(first_line) != 1:

raise ValueError

number_of_gates_already_described = number_of_gates_already_described):

raise ValueError

elif is_onary(gate_line[0]) and (len(gate_line) != 2 or

elif is_onary(gate_line[0]) and (len(gate_line) != 3 or

1 > int(gate_line[1]) > number_of_gates_already_described or

1 > int(gate_line[2]) > number_of_gates_already_described or

1 > int(gate_line[2])
```

0.1 Effectiveness of the reduction

First I will show the reduction approach and then I show that the implementation obeys this method.

Our goal is to transform a circuit, on the form described above, into a cnf-formula, while preserving satisfiability and non-satisfiability. The approach used will introduce an additional variable for each gate, and enforce that this gate-variable is equal to the output of the gate, depending on the gate-type and the gate inputs.

We have eight gate types, each with their gate-variable. I will list the gate truth tables along with the possible truth-values of the gate-variable. Afterwards I will show how to determine the cnf-clauses that enforce the truth tables.

x_1 0 0 0 1 1 1	$\begin{array}{c c} x_2 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \end{array}$	$\begin{array}{ c c } y & 0 \\ 1 & 0 \\ 1 & 0 \\ 1 & 0 \\ 1 & 0 \\ 1 & \end{array}$	$\begin{array}{c c} x_1 \wedge x_2 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \end{array}$	$x_1 \wedge x_2 \equiv y$ 1 0 1 0 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1	$egin{array}{c} x_1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array}$	$\begin{array}{ c c c } x_2 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \end{array}$	$\begin{array}{ c c c } y & 0 \\ 1 & 0 \\ 1 & 0 \\ 1 & 0 \\ 1 & 0 \\ 1 & \end{array}$	$\begin{array}{c c} x_1 \lor x_2 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array}$	$\begin{vmatrix} x_1 \lor x_2 \equiv y \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \end{vmatrix}$
x_1 0 0 0 1 1 1	$egin{array}{cccc} x_2 & 0 & & & & & & & & \\ 0 & 0 & & & & & & & & \\ 0 & 1 & & & & & & & & \\ 0 & & & & & & & & & \\ 0 & & & & & & & & & \\ 1 & & & & & & & & \\ 1 & & & & & & & & \\ \end{array}$	$\left \begin{array}{c} y \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \end{array} \right $	$egin{array}{c} x_1 \oplus x_2 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ \end{array}$	$x_{1} \oplus x_{2} \equiv y$ 1 0 1 0 1 1 0 1	$egin{array}{c} x_1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ \end{array}$	$egin{array}{cccccccccccccccccccccccccccccccccccc$	$egin{array}{c} y \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ \end{array}$	$x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_2$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_1$ $x_2 = x_2$ $x_1 = x_2$ $x_2 = x_1$ $x_2 = x_2$ $x_1 = x_1$ $x_2 = x_1$ $x_1 = x_2$ $x_1 = x_1$ $x_2 = x_1$ $x_1 = x_2$ $x_2 $	$ \begin{vmatrix} x_1 = x_2 \equiv y \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \end{vmatrix} $
	x_1 0 0 1 1	$egin{bmatrix} y \ 0 \ 1 \ 0 \ 1 \ \end{bmatrix}$	$ \begin{vmatrix} \neg x_1 \\ 1 \\ 1 \\ 0 \\ 0 \end{vmatrix} = \begin{bmatrix} y \\ 0 \\ 1 \end{bmatrix} $		$egin{array}{c} x_1 \\ 0 \\ 0 \\ 1 \\ 1 \end{array}$	$\begin{array}{c c} y & \\ 0 & \\ 1 & \\ 0 & \\ 1 & \end{array}$	± 0 0	$egin{array}{c c} OPYx_1 & O & O & O & O & O & O & O & O & O & $	

When translating a truth table to cnf one will use all the rows where the result is false. For each of these rows, the corresponding clause is the same variables, with 'reversed truth values', such that the row:

becomes

$$x_1 \lor x_2 \lor \neg y$$

This is only one row, and so to enforce the whole truth table we get

$$(x_1 \lor x_2 \lor \neg y) \land (x_1 \lor \neg x_2 \lor \neg y) \land (\neg x_1 \lor x_2 \lor \neg y) \land (\neg x_1 \lor \neg x_2 \lor y)$$

Now y must hold the value of the AND-gate for all these clause to be true. I have produced such a set of clauses for each gate-type, and written them into the code in the method CSAT_gate_to_SAT_clause, as seen below.

Now the reduction consist of taking one gate at a time and transforming it, thus enforcing that the gate-variable holds the value of the logic-gate (see line 194-197 in the code-pic below). However after doing so we must ensure that the last gate-variable must be true - otherwise the cnf will be true whenever the inputs and outputs obeys the truth-tables, even if the last output is false. Therefore we add a clause containing only the last gate-variable, thus ensuring that it must be true for the cnf to accept (line 198).

```
cnf = []
for i, gate in enumerate(C.gates):
    y = C.n+1+i
    cnf.extend(CSAT_gate_to_SAT_clause(y, gate))
cnf.append([y])
return cnf
```

Thus the SAT problem cnf, made by reducing a CircuitSAT problem, maintains satisfiability and non-satisfiability of the original problem.

I will process to show that this reduction is performed within polynomial time. When reading the problem into memory I first iterate over all lines once, to read each line into a string object, and then again to construct an array for each gate-line, and a third time for checking that the document holds the correct structure. This makes up for a time-complexity of $3 \times \#Gates$ meaning O(#Gates). To transform the circuit I iterate over each gate once again, and then I am done. Thus the time-complexity is best described in the number of gates, but can be transformed to a time-complexity over a maximum number of inputs. For n inputs the maximum number of gates are $\frac{n^2}{2}$. Thus the time-complexity is in the order of $O(n^2)$, thus polynomial.

Exercise 2: Circuit $SAT_{>2}$ to SAT

Before I go into how I did it I wanna adress what I thought to be a point of ambiguity. Take the following four cnfs

 $true \quad true \land true \quad true \lor false \quad true \oplus false$

All of them are clearly true, and non of them can be set to false, as there are no variables. Should such cases be counted as a true CircuitSAT $_{\geq 2}$? The argument that this is not a CircuitSAT $_{\geq 2}$ is that there are no variables to set, thus there are only one assignment: 'nothing'. The argument that this is a CircuitSAT $_{\geq 2}$ is that no matter how you set the variables the circuit will be true. As the exercise doesn't specify I have picked, and I chose the later; if there are no variables and the circuit evaluates to true, then it is taken as true for an infinite amount of assignments, and vise versa, if false then false for an infinite amount of assignments.

Now to the approach I used. We already have a way to transform a CircuitSAT-circuit int a SAT-cnf; lets call this cnf the 'first cnf'. I make a 'second cnf' by taking a copy of the first cnf and adding the number of variables from the first-cnf to each variable number of the second, thus changing the variable numbers so as to start after the last variable-number of the first cnf. Now there are two copies of the instance, both of which must be true for the SAT-problem to be satisfiable. However both can still be sat to the same assignment! Thus adding nothing of significance yet.

Therefore I will add that all the corresponding input variables cannot be identical. I do this by taking the first variable of the first instance and the first variable of the second instance as inputs to an equal-gate; I do the same for the second variable of each, and then the third and so on. I then gather the results of the equal gates into one by adding all the equal-gates using AND gates. I also continue adding the outputs of the and-gates in an iterative manner until there is only one output from these. This one output will be true if all corresponding variables from the two instances are equal. I add a NOT-gate to this output, which will then be true if one or more corresponding outputs are non-equal. I lastly add the output of the NOT-gate in a clause by itself, to say that this output must be true for a cnf to accept.

This reduction preserves satisfiability, because circuits which have two different satisfiability-assignments will be satisfiable after the reduction. This reduction also preserves non-satisfiability, as circuits which have less then two satisfying assignments cannot get both instances of the reduction to be true, while preventing that corresponding input variables are equal.

The time-complexity of the reduction is the same as for CSAT_to_SAT. Note that the nested while loop goes from some gate-number to the last agte-numer, and catches up by one for each iteration, thus produces a time-complexity which is linear in the number of gates, and thus squred in the number of inputs, following the same logic as put forward in the end of exercise 1 above.

Exercise 3: Test the implementations, also with your own testcases

I have supplied a test-class in the file test_circuitsat.py. I have constructed eleven additional tests, each used in test_circuitsat.py on both the implementation for exercise one and two. The files for the custom tests are located in the folder testfiles.