```
module register8bit(
 /* Inputs */
  input clk,
  input reset,
  input carry in,
  input [7:0] data in,
  /* Outputs */
  output reg [7:0] data_out,
  output reg carry out,
  output reg over flow
);
  /* Initialization */
  initial begin
      #10 data out = 0;
      #10 carry out = 0;
  end
  /* Activate on rising clock edge or reset */
  always @ (posedge clk | reset) begin
    if (reset) begin // Reset outputs
      data out = 8'b00000000;
      carry out = 0;
    end
    else begin // Set outputs
      data out = (data_in * 2) + carry_in;
      carry out = \sim data in[7|6];
    end
  end
  /* Handle Overflow */
  assign over flow = data out[7];
endmodule
```