# Engs 31 / CoSc 56 Exercise 21: VGA

To be completed in class on May 3, 2019

In this exercise you will implement the timing signals required for VGA interfacing. Specifically, you will generate the PCLK, H\_sync, and V\_sync signals.

Modify the starter code provided at: <a href="https://www.edaplayground.com/x/3DNM">https://www.edaplayground.com/x/3DNM</a>

## Generating the PCLK signal

- 1) Add a STD\_LOGIC signal named "PCLK". Initialize it to 0;
- 2) Write a process that will cause the PCLK signal to toggle every 20 ns (this means the overall period will be 40 ns and the frequency will be 25 MHz). Add any signals necessary to carry out this task. Assume the master clock (clk) has a frequency of 100 MHz.
- 3) Verify the correct timing of the PCLK via simulation.

## Generating the H\_Sync signal

- 4) Make a counter that counts from 0 to HSCAN. This counter will count PCLK ticks.
- 5) Although the process runs off the 100 MHz clock, you need to add logic to detect the rising edge of the PCLK. You can't use the rising\_edge keyword since PCLK is not a clock signal. The solution will be to add another signal that keeps track of the value of PCLK during the last clock tick. Then you can compare the current value of PCLK and the previous value of PCLK to detect a rising edge.
- 6) Add logic that uses the horizontal timing constants (left\_border, h\_display, right\_border, and h\_retrace) to set h\_video\_on and H\_Sync high and low (see the timing diagram on the back).
- 7) Run the simulation to ensure correct timing of the H\_sync and h\_video\_on signal. Calculate by hand how long you expect each high and low time to be. Compare this to the simulation.


#### Generating the V Sync signal

- 8) Repeat the procedure for generating the H\_Sync signal. The two key differences are:
  - a. Vertical timing constants (top\_border, v\_display, bottom\_border, and v\_retrace) are used instead of the horizontal constants
  - The counter is incremented on H\_Sync pulses instead of PCLK pulses
- 9) Simulating this with EDA playground is problematic since the V\_Sync time is longer than we can simulate. Consider decreasing the value of the constants just to make sure the V\_Sync signal is at least behaving properly.


### <u>Challenge</u>: Generating pixel\_x and pixel\_y outputs

10) Add logic to generate the pixel\_x and pixel\_y outputs. These should range from 0-639 and 0-479, respectively. They should also only be valid when video\_on is '1'.

Exercise 21: VGA







Exercise 21: VGA Page 2