# **Ackermann Function Implementation**

- The Ackermann function is notable for being one of the simplest examples of a total, computable function that isn't primitive recursive.
- **Primitive Recursive functions:** functions that are computable whose upper bounds are known and which use only 'for' loops.
- We will use the definition of A(m,n) taking in two nonnegative integers where A(0,n) = n+1 A(m,0) = A(m-1,1) A(m,n) = A(m-1,A(m,n-1))
- The Ackermann function is one of the most important functions in computer science. Its most outstanding property is that it grows astonishingly fast.
- In fact, it gives rise to such large numbers very quickly that these numbers, called Ackermann numbers, are written in a special way known as Knuth's up-arrow notation.
- Two positive integers, m, and n are the input and A(m, n) is the output in the form of another positive integer.
- The function can be programmed easily in just a few lines of code.
- The problem isn't the complexity of the function but the awesome rate at which it grows. For example, the innocuous-looking A(4,2) already has 19,729 digits!
- The use of a powerful large-number shorthand system, such as the up-arrow notation, is indispensable as the following examples show:

$$A(1, n) = 2 + (n + 3) - 3$$

$$A(2, n) = 2 \times (n + 3) - 3$$

$$A(3, n) = 2^{n}(n + 3) - 3$$

$$A(4, n) = 2^{n}(2^{n}(2^{n}(...^{2}))) - 3(n + 3 \text{ twos}) = 2^{n}(n + 3) - 3$$

$$A(5, n) = 2^{n}(n + 3) - 3, \text{ etc.}$$

• Intuitively, the Ackermann function defines generalizations of multiplication by two (iterated additions) and exponentiation with base 2 (iterated multiplications) to iterated exponentiation, iteration of this operation, and so on.

	n=0	n=1	n=2	n=3	n=4	n=5	n=6	n=7	n=8	n=9	n=10	n=11	n=12	n=13	n=14
m=0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
m=1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
m=2	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31
m=3	5	13	29	61	125	253	509	1021	2045	4093	8189	16381	32765	65533	131069
m=4	13	65533	-	-	-	-	-	-	-	-	-	-	=	-	-

### Work Flow:

- **Step 1: Create a new project:** Open a new project in Vivado HLS. Select the board part xc7z010clg400-1 which corresponds to the Zybo board. Then, import the source code and its corresponding test bench and open the new project.
- **Step 2: C Simulation:** Simulate the code by clicking on the Run C Simulation icon. This simulates the source code and checks its functionality using the values provided in the testbench.
- **Step 3: C/RTL Co-Simulation:** The C/RTL Co-Simulation checks the behavior of the program with respect to the hardware RTL design.
- **Step 4: Synthesis:** Synthesis plays a vital role in analyzing the performance of the designed RTL with respect to the inputs given. For analyzing the efficiency of the Ackerman function, all possible inputs need to be considered. The inputs considered for 'm' vary between 1 and 3 and for 'n' is between 1 and 15. Below cases are attached as only limited screenshots can be attached to the report.
  - m = 0, n = 2
  - m = 2, n = 14
  - m = 3, n = 14
- **Step 5: Export RTL:** The designed RTL is then exported as the custom IP so that it can be integrated with the Zynq PS. This process converts the C++ code into Verilog. This is then imported into Vivado IDE.
- **Step 6: IP Integrator Design using Vivado IDE:** Create a new project in Vivado IDE specifying the Zybo Board file from the list of boards. Add the custom IP to the IP repository. Open a new block design and then place the newly exported custom IP along with the ZYNQ Processing System. Run Block and Connection automation to establish connections between the added IPs.
- **Step 7: Wrapper and Bitstream generation:** The block design is then validated and followed by generating the wrapper. This wrapper maps the IO of the design with the onboard physical pins. Finally, the hardware file (.hdf) is obtained along with the bitstream generated for the design.
- **Step 8: Application Development:** The design must then be checked on the Zybo board for which an application C code is needed. This source code runs an application for the designed hardware, and it is debugged on the Zybo Board

#### **Vivado HLS Results:**


#### **Simulation result:**

- The above result is generated with inputs m = 0; n = 2.
- It compiled successfully in Vivado HLS 2017.4.
- This is one of the above cases being considered.

- The above output was given when m = 3 and n = 14, one of the proposed cases. The simulation was successful using Vivado HLS 2017.4.
- We have used a test case with m = 3 and n = 16 to check the computability and the simulation result is as follows,


#### CE/EEDG 6370 - Design and Analysis of Reconfigurable Computing Systems

### **Synthesis result:**




• The synthesis for the above-simulated code has been done and the output latency was calculated using the #pragma HLS loop\_tripcount min = 0.

- The trip count is used for analyses purposes and does not affect any synthesis process.
- Since the loop variable has a bound variable which is determined by dynamic operations, the latency is not calculated.
- The loop synthesis without pipelining is shown above.




• Then #pragma HLS pipeline II =1 was implemented for the loop to have a pipelined process and the synthesis results are attached as above.


• Detailed analysis of the performance without pipelining is shown as follows,



🖺 Performance Profile 匡	Resource P	rofile	E					[ <del> </del>	
	BRAM	FF	LUT	Bits P0	Bits P1	Bits P2	Banks/Depth	Words	W*Bits*Bar
∨ ● ack1	0	985	4801						
> • I/O Ports(15)				140					
> Instances(5)	0	74	188						
Memories(0)	0	0	0	0			0	0	0
> ∑ Expressions(158)	0	0	4329	893	3488	2914			
> IIII Registers(58)		911		911					
⊕ Channels(0)	0	0	0	0			0	0	0
> 🏿 Multiplexers(22)	0	0	284	311			0		


• Detailed analysis of the performance with pipelining is shown as follows,






#### **C/RTL Cosimulation Result:**

• The cosimulation of the Ackermann, without pipelining, with m = 3 & n = 10 in Verilog is performed then and the report is as follows,



• The cosimulation of the Ackermann, with pipelining, with m = 3 & n = 10 in Verilog is performed then and the report is as follows,



- After this step, export RTL step is performed, and the performance for Verilog RTL is compared with pipelining, and without pipelining.
- The timing constraint was met for Ackermann function with and without pipelining.
- The report is generated as follows,

## **Export RTL Result:**

## Without Pipeline:

### Export Report for 'ack1'

#### **General Information**

Report date: Wed Mar 23 21:20:45 -0500 2022

Project: ACK\_HLS\_01

Solution: ACK\_01\_IP

Device target: xc7z010clg400-1

Implementation tool: Xilinx Vivado v.2017.4

#### Resource Usage

Verilog
SLICE 372
LUT 984
FF 861
DSP 0
BRAM 0
SRL 0


#### **Final Timing**

CP required 10.000
CP achieved post-synthesis 7.522
CP achieved post-implementation 8.613

Timing met

Export the report(.html) using the Export Wizard


## With Pipeline:



### **Vivado Results:**

- After we export RTL in Vivado HLS, we create the block diagram for customizing IP catalog.
- The following steps are to be taken.
- Block Diagram -> Design Validation -> Creating HDL Wrapper -> Synthesis -> Bitstream generation.
- After creating a new project in Vivado IDE with board configuration settings, the new block diagram is created under the IP integrator.


## **Block Diagram:**



ization		Post-Implementation	
			Graph   Table
Resource	Utilization	Available	Utilization %
LUT	5040	17600	28.64
LUTRAM	593	6000	9.88
FF	5593	35200	15.89
BRAM	2	60	3.33
BUFG	1	32	3.13

- Once the block diagram is created and the necessary interconnects have been given with the zynq processor and the Ackermann block and DMA controller, the design is validated.
- After validation, an HDL wrapper is created for the design.
- The implemented design after synthesis with placement and routing results are shown below,

## **Device Layout Report:**




- After the implementation of the above Ackermann design, different reports were generated based on the design.
- The timing report is shown to show that the timing constraints were met.
- Detailed timing of the slack was reported in this detailed analysis.
- Additionally, power, DRC reports were also reported.

### **Timing Report:**



CE/EEDG 6370 - Design and Analysis of Reconfigurable Computing Systems

## **Power Report:**



### **Bitstream Generated report:**

- Finally, the bitstream was generated successfully and exported to the software environment (SDK) where we can use the user-defined IP package to implement the Ackerman function on the Zynq hardware.
- The SDK can be launched from the Vivado 2017.4.




• Additionally, software with the Hello World application template can be written with Ackerman function to verify the results and compare the clock cycles taken for different inputs between the hardware implementation and the software implementation.

### **SDK terminal Output:**

#### **Hardware Result:**


- With the exported Ackermann function bitstream, we created a new application project with HelloWorld template to implement the Ackermann functionality.
- The ZYBO board was connected to the system and set to a baud rate of 115200 and programmed the FPGA to flash the memory with the Ackermann program.
- Right-click on the program and run as *Launch on Hardware system debugger* and can be viewed on the putty terminal or tera term.

- In our case, we had used the putty terminal to display the result.
- The inputs were given through the USB from the user.
- We have attached three case scenarios but ran all the test cases as per the table attached,
  - o m = 0; n = 1
  - o m = 2; n = 10
  - o m = 3; n = 14
- Case 1: m = 0 & n = 1; with Hardware implementation:




• Case 2: m = 2 & n = 10; with Hardware implementation:

#### CE/EEDG 6370 - Design and Analysis of Reconfigurable Computing Systems




• Case 3: m = 3 & n = 14; Hardware implementation:




#### **Software Result:**


• Case 1: m = 0 & n = 1; software implementation on zyng processor;



• Case 2: m = 2 & n = 10; software implementation on the zyng processor;




• Case 3: m = 3 & n = 14; software implementation on zyng processor.



## **System C Compiler Results:**

• Case 1: m = 2 & n = 16; System C Compiler

• Case 2: m = 3 & n = 14; System C compiler



### **Hardware/Software Performance Comparison:**

m	n	Ackermann value	Hardware Impl	ementation	Software Implementation		
			Clock cycles	Runtime	Clock cycles	Runtime	
0	1	2	5380	80.7ns	158	237ns	
2	10	23	11284	16.9 us	12026	18.04us	
3	14	131069	305402425818	458.103s	449515995058	674.274s	

• It is observed that the hardware implementation takes a lesser number of clock cycles than the software implementation and hardware implementation is comparatively faster but with a longer clock period.

#### **Conclusion:**

- Hardware implementation was achieved for the Ackermann function for a maximum value of m = 3 and n = 14 with the above-reported cycles and time values.
- We were able to compute for a value of (m,n) = (3,15) but took a long time for the computation.

CE/EEDG 6370 – Design and Analysis of Reconfigurable Computing Systems
<ul> <li>Software Implementation achieved a maximum of (m,n) = (3,16) but reported for a value (m,n) = (3,14) due to the performance comparison with the hardware.</li> <li>Also, we implemented the above logic using a system C Compiler where the time is calculated and the max(m,n) = (3,14) was calculated and reported.</li> <li>The runtime and the cycles of various combinations are tabulated above and compared.</li> </ul>