

# VHDL File I/O

Zheng Peng

City College of New York

# Basic I/O and applications

- Objects of `file` type
  - It is a special type that serve as an interface between the VHDL programs and the host environment.
- Motivation
  - How file objects are created, read, written and used within VHDL simulations

# The Package TEXTIO

- A standard package supported by all VHDL simulators
- It provides a standard set of file types, data types, and I/O functions
- TEXTIO is in the library STD
- The library STD does not have to be explicitly declared
- However, the packages must be declared in order to use the package content
  - Syntax: **use** STD.textio.all;

# Basic I/O Operations

- Type of a file object
  - Depends what sort of data is stored in them
  - Can be anything: integer, string, real number, `std_logic_vector`, etc.
- Three types of basic operations
  - Declaration of a file and its type
  - Opening and closing a file of a specified type
  - Reading and writing a file.

# File Declarations

- File types
  - TEXT is file of string
    - Contain ASCII characters, that form human readable text
  - INTF is file of integer
    - Can store sequence of integers that are stored in binary form

# Opening and Closing Files

- After declaration, files must be opened prior to use
- After use the files must be closed
- We have procedures for opening and closing files:
  - **procedure** FILE\_OPEN(**file** file\_handle:  
FILE\_TYPE; File\_Name: **in** STRING; Open\_Kind: **in**  
FILE\_OPEN\_KIND:=READ\_MODE);
  - **procedure** FILE\_CLOSE(**file** file\_handle:  
FILE\_TYPE);

# Opening and Closing Files

- **file** file\_handle: FILE\_TYPE;
  - pointer to the file
- File\_Name: **in** STRING
  - name of the file
- Open\_Kind: **in** FILE\_OPEN\_KIND:=READ\_MODE
  - In which mode the file is to be opened.
- The opening modes for a file:
  - READ\_MODE -- default mode
  - WRITE\_MODE
  - APPEND\_MODE

# Reading and Writing Files (1)

- TEXTIO mechanism

- **type** LINE **is access** STRING;

- A LINE is a pointer to a string

- **type** TEXT **is file of** STRING;

- A file of variable-length ASCII records

- **procedure** READLINE(**file** F: TEXT; L: **out** LINE);

- **procedure** READ(L: **inout** LINE; value: **out** bit\_vector);

- **procedure** WRITELINE(**file** F: TEXT; L: **inout** LINE);

- **procedure** WRITE(L: **inout** LINE; value: **out** bit\_vector);



# Reading and Writing Files (2)


- `LINE` serve as a buffer area for reading and writing
  - `read()` and `write()` procedures access and operate on this buffer
  - They are overloaded and defined for `bit`, `bit_vector`, and `string`
  - `readline()` and `writeline()` procedures move the contents of this buffer to and from files
- Access types are similar to pointers in C language
- There are two special file handles called `input` and `output` that are defined in the package `TEXTIO`

# Example (1)

- Read from a file and save the value in an array
  - Each line of the file contains 8 binary digits
  - Each binary digit is represented in the file as an ASCII code
  - We want to save each 8-digit binary number into an array
  - Each element of the array is a 8-digit `STD_LOGIC_VECTOR`
  - Each element of the `STD_LOGIC_VECTOR` is of the type `STD_LOGIC`

# Example (2)

- Input file contents



1	00010001
2	00100010
3	00110011
4	01000100
5	10001000
6	11111111

- Type declaration of the array

```
type buf8x8 is array (0 to 8) of STD_LOGIC_VECTOR(7 downto 0);
```

# Example (3)

- Entity declaration and architecture definition

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use STD.textio.all;
4
5  entity file_io_ex2 is
6      Port ( I_EN : in  STD_LOGIC);
7  end file_io_ex2;
8
9  architecture Behavioral of file_io_ex2 is
10     type buf8x8 is array (0 to 8) of STD_LOGIC_VECTOR(7 downto 0);
11     signal mem : buf8x8;
12
13     .....
14
15  begin
16      process (I_EN)
17      begin
18          if I_EN = '1' then
19              mem <= init_buf("input.txt");
20          end if;
21      end process;
22  end Behavioral;
```


# Example (4)

- File I/O function

```
12  impure function init_buf(FileName : in string) return buf8x8 is
13      constant LINE_NUM : integer := 10;
14      file fp: text;
15      variable temp_mem : buf8x8 := (others => x"00");
16      variable line_cache : line;
17      variable byte_cache : bit_vector (7 downto 0) := x"00";
18  begin
19      file_open(fp, FileName, read_mode);
20      for i in 0 to LINE_NUM loop
21          if endfile(fp) then
22              exit;
23          else
24              readline(fp, line_cache);
25              read(line_cache, byte_cache);
26              temp_mem(i) := to_stdlogicvector(byte_cache);
27          end if;
28      end loop;
29      file_close(fp);
30      return temp_mem;
31  end function;
```

# Example (5)

- Simulation results



# Example (6)

- Simulation results

ISim (P.20131013) - [mem]

File Edit View Simulation Window Layout Help

Memory

- /file\_io\_ex2\_test/uut/mem[0:8]
- /std\_logic\_1164/and\_table[0:8]
- /std\_logic\_1164/or\_table[0:8]
- /std\_logic\_1164/resolution\_table[0:8]
- /std\_logic\_1164/xor\_table[0:8]

Objects

Simulation Objects for :i33

Object Name	Value
i_en	1
mem[0:8]	11, 22, 33, 44, 88, FF, 00, 00
[0]	11
[1]	22
[2]	33
[3]	44
[4]	88
[5]	FF
[6]	00
[7]	00
[8]	00

Address: Columns: auto Address Radix: >>

	0	1	2	3	4	5	6	7
0x0	11	22	33	44	88	FF	00	00
0x8	00							

Instances and Processes Memory Source ...

Console

WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.  
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.  
This is a Lite version of ISim.  
Time resolution is 1 ps  
Simulator is doing circuit initialization process.  
Finished circuit initialization process.  
ISim>

Console Compilation Log Breakpoints Find in Files Results Search Results

Sync Time

Sim Time: 1,000,000 ps Current Address: --