
CSC34300 Lecture 05: Simple FSM Implementation

Instructor: Zheng Peng
Computer Science Department
City College of New York

Introduction


- FSM: Finite State Machine
 - The term "finite" refers to the fact that the number of states the circuit can display is finite
 - Sequential Circuit
 - Output depends not only on current input but also on past input values
 - Store information between operations
 - Outputs from the system are usually taken as new inputs (usually with delay), or "feedbacks"

A State Machine with Two Positiveedge-triggered D Flip-Flop





A State Machine with Two Positiveedge-triggered D Flip-Flop

The corresponding state diagram




	EN			
s	0	1		
Α	A , 0	B, 0		
В	B, 0	C, 0		
С	C , 0	D , 0		
D	D , 0	A , 1		
	S*, MAX			






Module design



VHDL implementation

Create a Package for user defined types, constants

and functions



- VHDL implementation
 - Create a Package for user defined types, constants and functions
 - traffic_light_state
 - S0: Initial
 - S1: Green
 - S2: Yellow
 - S3: Red
 - S4: Stop

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

package Common is
type traffic_light_state is (S0, S1, S2, S3, S4);
end Common;

package body Common is
end Common;
```

- VHDL implementation
 - Create a Package for user defined types, constants and functions
 - Use the package

```
use work.Common.all;
```

Entity declaration

- VHDL implementation
 - Architecture definition

```
architecture Behavioral of LightControl is
   signal state : traffic light state := S0;
begin
  process(I_CLK)
   begin
      if rising edge (I CLK) then
         if I EN = '1' then
            if state = S0 then state <= S1:
            elsif state = S1 then state <= S2;
            elsif state = S2 then state <= S3;
            elsif state = S3 then state <= S1:
            end if:
         else
            if state = S0 then state <= S0;
            else state <= S4:
            end if:
         end if:
      end if:
   end process;
```


```
process(state)
begin
   if state = S1 then
        O_GREEN <= '1'; O_YELLOW <= '0'; O_RED <= '0';
elsif state = S2 then
        O_GREEN <= '0'; O_YELLOW <= '1'; O_RED <= '0';
elsif state = S3 then
        O_GREEN <= '0'; O_YELLOW <= '0'; O_RED <= '1';
else
        O_GREEN <= '0'; O_YELLOW <= '0'; O_RED <= '1';
end if;
end process;
end Behavioral;</pre>
```


VHDL implementation: Testbench program

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
use work.Common.all;
ENTITY LightControl test IS
END LightControl test;
ARCHITECTURE behavior OF LightControl test IS
   COMPONENT LightControl
   PORT (
         I EN : IN std logic;
         I CLK : IN std logic;
         O GREEN : OUT std logic;
         O YELLOW : OUT std logic;
         O RED : OUT std logic
   END COMPONENT;
   signal I EN : std logic := '0';
   signal I CLK : std logic := '0';
   --Outputs
   signal O GREEN : std logic;
   signal O YELLOW : std logic;
   signal O RED : std logic;
   -- Clock period definitions
   constant I CLK period : time := 10 ns;
BEGIN
```

```
-- Instantiate the Unit Under Test (UUT)
   uut: LightControl PORT MAP (
          I EN => I EN,
          I CLK => I CLK,
          O GREEN => O GREEN,
          O YELLOW => O YELLOW,
          O RED => O RED
  -- Clock process definitions
   I CLK process :process
   begin
     I CLK <= '0';
     wait for I CLK period/2;
     I CLK <= '1';
     wait for I CLK period/2;
   end process;
   -- Stimulus process
   stim proc: process
  begin
      -- hold init state for 50 ns.
      wait for 50 ns;
      -- insert stimulus here
      I EN <= '1'; wait for 300 ns;
      I EN <= '0'; wait;
   end process;
END:
```

- VHDL implementation:
 - Simulation and waveforms





- VHDL implementation (with delay)
 - Create a Package for user defined types, constants and functions
 - traffic_light_state
 - S0: Initial
 - S1: Green
 - S2: Yellow
 - S3: Red
 - S4: Stop

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

package Common is
type traffic_light_state is (S0, S1, S2, S3, S4);
constant GRN_WAIT_CYCLES : integer := 5;
constant YEL_WAIT_CYCLES : integer := 2;
constant RED_WAIT_CYCLES : integer := 5;
end Common;

package body Common is
end Common;
```


- VHDL implementation (with delay)
 - Architecture definition (page 1)


```
elsif state = S2 then
    architecture Behavioral of LightControlDelay is
                                                              34
                                                              35
                                                                                  if counter yel > 0 then
       signal state : traffic light state := S0;
16
                                                                                     counter yel <= counter yel-1;
       signal counter grn : integer := GRN WAIT CYCLES;
                                                              36
17
       signal counter yel : integer := YEL WAIT CYCLES;
                                                              37
                                                                                  else
18
       signal counter red : integer := RED WAIT CYCLES;
                                                              38
                                                                                     state <= S3;
19
                                                                                     counter yel <= YEL WAIT CYCLES;
                                                              39
    begin
20
       process(I CLK)
                                                              40
                                                                                  end if:
21
                                                                               elsif state = S3 then
                                                              41
       begin
                                                              42
                                                                                  if counter red > 0 then
          if rising edge (I CLK) then
23
             if I EN = '1' then
                                                                                     counter red <= counter red-1;
24
                                                              43
                 if state = S0 then
                                                              44
                                                                                  else
                                                              45
                                                                                     state <= S1;
26
                    state <= S1;
                                                                                     counter red <= RED WAIT CYCLES;
                elsif state = S1 then
                                                              46
27
                                                                                  end if:
                                                              47
                    if counter grn > 0 then
                                                                               end if:
                       counter grn <= counter grn-1;
                                                              48
29
                                                              49
                                                                            else
30
                    else
                                                              50
                                                                               if state = S0 then state <= S0;
                       state <= S2:
31
                                                                               else state <= S4;
                                                              51
                       counter grn <= GRN WAIT CYCLES;
32
                                                                               end if:
                                                              52
33
                    end if:
                                                              53
                                                                            end if:
                                                              54
                                                                         end if:
                                                              55
                                                                      end process;
```

- VHDL implementation (with delay)
 - Architecture definition (page 2)


```
56
       process(state)
57
       begin
59
          if state = Sl then
             O GREEN <= '1'; O YELLOW <= '0'; O RED <= '0';
60
          elsif state = S2 then
61
             O GREEN <= '0'; O YELLOW <= '1'; O RED <= '0';
62
          elsif state = S3 then
63
             O GREEN <= '0'; O YELLOW <= '0'; O RED <= '1';
64
65
          else
             O GREEN <= '0'; O YELLOW <= '0'; O RED <= '0';
66
          end if:
       end process;
    end Behavioral;
```

- VHDL implementation (with delay)
 - Simulation and waveforms







- N-bit division involves N steps
- Each step, the circuit is in one of the following states
 - Initial state
 - Shift state
 - Calculation state
 - Remainder update state
 - Stop



- The remainder register is double sized
 - Shift to left by 1 bit in each iteration
 - Only the higher half participates in subtraction
 - New quotient bit is shifted in from the right end
- In the end, the higher half is the remainder and the lower half is the quotient



- The ALU
 - Performs subtractions when enabled
 - Can determine which operand is the bigger one
 - Controlled by the control logic



- The Control Unit
 - Handles state transition
 - Generate control signals
 - Start and stop the calculation steps