CC-SiMP-32 City College Simple MIPS Processor 32-bit

Zheng Peng
City College of New York

Objectives

- Understand the MIPS ISA
- Understand the structure of single cycle processor
- Understand the principals of processor design
- Practice the VHDL programming skill

Tasks

- Implementing a basic 32-bit MIPS processor using VHDL
- Successfully running a MIPS program on the processor

CC-SiMP-32

- 32-bit MIPS processor
- 32 32-bit registers
- 256-byte instruction memory (ROM)
- 256-byte data memory (RAM)

Supported instructions


 Your processor needs to support at least the following instructions:

Instruction Name	Instruction Format
addu	R-format
addi/addiu	I-format
beq/bne	I-format
lw/sw	I-format
j	I-format

 Note that in this class, you are not expected to fully support syscall. However, your processor should be able to recognize the syscall instruction to stop the program execution.

Basic Design

Your design will be based on the following diagram



^{*} Note that you need to make modifications to support both branch instructions.

Top Module

- The top module is the root of the design hierarchy.
- It hosts all system components and defines the interconnection between them.
- It also describes the inputs/outputs of the system.
- The VHDL entity declaration of the ALU module is given as follows.

ALU Module

- ALU is the heart of the processor.
- In this lab, the ALU should be able to perform additions and subtractions.
- The VHDL entity declaration of the ALU module is given as follows.

```
entity ALU is
   Port (
       I ALU EN
                  : in
                          STD LOGIC;
       I ALU CTL
                          STD LOGIC VECTOR (3 downto 0);
       I ALU A
                  : in
                          STD LOGIC VECTOR (31 downto 0);
       I ALU B : in STD LOGIC VECTOR (31 downto 0);
       O ALU Out : out
                          STD LOGIC VECTOR (31 downto 0);
       O ALU Zero
                  : out
                          STD LOGIC
end ALU;
```

Register Module

- Note that in a MIPS processor, the register module includes 32 registers.
 Each of the register is 32-bit in width.
- The VHDL entity declaration of the register module is given as follows.

Instruction Memory

- This MIPS processor is expected to have 256 bytes of instruction memory.
- The VHDL entity declaration of the instruction memory is given as follows.

Data Memory

 The MIPS processor is expected to have 256 bytes of data memory

Instruction Decoder

 The instruction decoder generates the control signals based on the opcode of the instructions.

```
entity DEC is
   Port (
              : in STD LOGIC;
     I DEC EN
     I DEC Opcode : in STD LOGIC VECTOR (5 downto 0);
     O DEC RegDst : out STD LOGIC;
     O DEC Jump : out STD LOGIC;
     O DEC Beq : out STD LOGIC;
     O DEC Bne : out STD LOGIC;
     O DEC MemRead : out STD LOGIC;
     O DEC MemtoReg : out STD LOGIC;
     O DEC ALUOp : out STD LOGIC VECTOR (1 downto 0);
     O DEC MemWrite : out STD LOGIC;
     O DEC ALUSrc : out STD LOGIC;
     O DEC RegWrite : out STD LOGIC
end DEC:
```

State Machine Module

- The state machine module is the brain of the processor.
- It coordinates the operations among processor components.

```
entity FSM is
   Port (
                   : in
                          STD LOGIC;
       I FSM CLK
                   : in
       I FSM EN
                          STD LOGIC;
       I FSM INST : in
                          STD LOGIC VECTOR (31 downto 0);
       O FSM IF
                   : out
                          STD LOGIC:
       O FSM ID
                   : out
                          STD LOGIC;
       O FSM EX
                : out
                          STD LOGIC;
                   : out
                          STD LOGIC;
                   : out
                           STD LOGIC
end FSM;
```

ALU Control Unit

- The ALU control unit (ACU) determines the ALU operations.
- It takes inputs from the ALUOp signal from the instruction decoder, as well as the Funct code of the current instruction.
- Its outputs are the control signals going to the ALU.

PC Module

 The PC (Program Counter) is a register to store the instruction address.

Sign Extension Module

 The sign extension module performs a signed extension on the immediate number encoded in I-format instructions.

Adder Module (1)

- ADD1 in the processor design diagram
- This adder module increments the PC value by 4.

Adder Module (2)

- ADD2 in the processor design diagram
- This adder module computes the branch target address.

Multiplexers

- In the processor design, there are four 2-1 multiplexers.
- Note that, depending on the width of the input bus, there are two different types of multiplexers.