$$A. (B+C) = A.B+A.C$$


PROCEDURE:

- 1. Connections are made as per the circuit/logic diagram using logisim.
- 2. Apply the logic inputs to the appropriate terminals of the ICs.
- 3. Observe the logic output for the inputs applied.
- 4. Verify the observed logic output with the verification/truth table given.

Demorgan's Theorems First Theorem: (AB) = A'+B'

TRUTH TABLE:

		1			
В	Ā	B	AB	AB	N+ 8'
0	l I	1	0	1	1
1	1	0	0	t	ī
0	0	1	0	1	1
1	0	0	1	0	0
	0	0 1 1 0 0	0 1 1 0 0 0 1	0 1 1 0 0 1 0	0 1 1 0 1




Demorgan's Theorems Second Theorem: (A+B)'=A!B'

TRUTH TABLE:

Λ	В	A'	в'	A+B	(A+B)	A! B'
0	o	1	1_	0	1	1
0	1	1	0	1	0	0
1	0	0		1_	0	0
t	1	0	0	1	0	0

CIRCUIT DIAGRAM:




Commutative Property: A+B=B+A, $A\cdot B=B\cdot A$

A	В	AtB	8+0
0	0	0	0
0	,	1	1
,	0	1	1
,	1	1	1

A	8	A.B	B.A
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1


CIRCUIT DIAGRAM:



Distributive Property 1: A+BC = (A+B)(A+C)

TRUTH TABLE:

A	8	С	Bc	A+BC	A+B	A+C	(A+B)
0	_0_	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	11	1	1		h	1	1
1	อ	0	0	1	1/		,
1	0	1	0	1	1	1	1
1	1	0	0	1	1	-	1
1	- 1	1	1	1	1	,	1




Distributive Property 2: A. (B+c) = A. B+A. C

TRUTH TABLE:

٨	В	C	B+c	A(B+t)	PB	AL	PAZ
0	0	0	0	0	0	0	0
0	0	1	1	0	0	v	0
0	1	0		0	0	0	0
0	•	1	1	0	0	0	0
1	0	0	0	0	0	O	10
1	0	1	1	1	0	1	1
,	1	0	,	1	1	0	1
ı	L	ı	1	1	1	1	1

CIRCUIT DIAGRAM:





NFERENCE:

HALF ADDER: TRUTH TABLE:

Input		output		
A	В	Bum(s)	the same of the sa	
0	0	0	carryce	
0	1	1	0	
1	0	1	0	
1	3	0	1 1	


KMAP:





COASH (C)=AB

CIRCUIT DIAGRAM:




FULL ADDER DESIGN PROCEDURE:


- 1. Define Inputs loutputs: Inputs are these bits (A.B. outputs are sun (3) and carry (1).
- a. Logic expression: sum(s) = A@B@C

 carry(c) = Ac+Bc+AB
- 3. Implement gates: Use two xor gates for Sc

UTH TA	BLE:		Outputs		
	Inputs	1	sum(s)	(c) (c)	
-	0	0	0	0	
0	0			0	
0	1	0	1	0	
0	1		0	11	
1	0	0		0	
1	0	1	0	1	
1	1	0	0	1	
			4		




CIRCUIT DIAGRAM:




thus, implementation of harf-adder and free add using logic gates is verified using logision success


BLOCK DIAGRAM:



Jut	riti	a	Output		
Sı	So	У	T		
0	D	Do	\$150		
0	,		SoSo.		
1	0	D,	5,50		
1	1		5150		
	/	\$ 3	1		




DEMULTIPLEXER: BLOCK DIAGRAM:



TRUTH TABLE:

	Inp		Ou	puts	
0	Sı	Ya	Υ,	W/	Yo
)	0	0	0	0	,
	0	0	0	1	0
)	1	0	1	0	0
	•	1	0	0	0

CIRCUIT DIAGRAM:




thus, implementation of multiplexes and multiplexes verified successfully using logisism


3/10/

Realization of D flip-flop using NAND gates:


Logical Symbol:



Truth Table:




Circuit Diagram:



Realization of JK flip-flop using NAND gates:


Logical Symbol:



Truth Table:


Dic.		No. of Concession, Name of Street, or other Desires, Name of Street, Name of S	
T	K	Q	0
0	0	0	0
0000	0	1	1
0	1	0	0
0	1		0
1	0	0	1
1	0	1	1
'	1	0	1/
'	1	1. 1	9

Circuit Diagram:




Thus, the designing and implementation of flip-flor using NAND gates using designing eessfully.


SERIAL IN AND SERIAL OUT: CIRCUIT DIAGRAM:



TRUTH TABLE:

clock	Q.	Q.	02	03	1
Initially	1120	0	Li	anp	





uock	pata input				output			
	Do	D,	D2	23	a.	۹,	02	03
1	1	0	0	1	١	0	0	1
2	1	0	1	0	1	0	1	0

INFERENCE: the 8150-(sevial in-sevial out),

PIPO (parallel in-parallel out) shift register are

Implemented and verified successfully using Locisism!

4 BIT RIPPLE UP COUNTER: CIRCUIT DIAGRAM: 20 D 0 D 0

4 BIT RIPPLE DOWN COUNTER: CIRCUIT DIAGRAM:

