

$$A.(B+C) = A.B + A.C$$

PROCEDURE:

1. Connections are made as per the circuit/logic diagram using logisim.
2. Apply the logic inputs to the appropriate terminals of the ICs.
3. Observe the logic output for the inputs applied.
4. Verify the observed logic output with the verification/truth table given.



Design:

Demorgan's Theorems First Theorem: $(AB)' = A' + B'$

TRUTH TABLE:

A	B	\bar{A}	\bar{B}	AB	\overline{AB}	$A' + B'$
0	0	1	1	0	1	1
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	1	0	0

CIRCUIT DIAGRAM:




$$(AB)' = A' + B'$$

Demorgan's Theorems Second Theorem: $(A+B)' = A' \cdot B'$

TRUTH TABLE:

A	B	A'	B'	A+B	(A+B)'	A' · B'
0	0	1	1	0	1	1
0	1	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	1	0	0

CIRCUIT DIAGRAM:



$$(A+B)' = A' \cdot B'$$



Commutative Property: $A+B = B+A$, $A \cdot B = B \cdot A$

TRUTH TABLE:

A	B	A+B	B+A
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	1

A	B	A · B	B · A
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

CIRCUIT DIAGRAM:



$$A + B = B + A$$



$$A \cdot B = B \cdot A$$

Distributive Property 1: $A + BC = (A + B)(A + C)$

TRUTH TABLE:

A	B	C	BC	A+BC	A+B	A+C	(A+B)(A+C)
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1
1	0	1	0	1	1	1	1
1	1	0	0	1	1	1	1
1	1	1	1	1	1	1	1

CIRCUIT DIAGRAM:





$$A + BC = (A + B)(A + C)$$

Distributive Property 2: $A \cdot (B + C) = A \cdot B + A \cdot C$

TRUTH TABLE:

A	B	C	$B+C$	$A(B+C)$	AB	AC	$AB+AC$
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

CIRCUIT DIAGRAM:



$$A(B+C) = AB + AC$$


INFERENCE:

HALF ADDER: TRUTH TABLE:

Input		Output	
A	B	Sum(s)	Carry(c)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


KMAP:

$$\text{Sum}(s) = \sum m(1, 2)$$




$$\text{Sum}(s) = A\bar{B} + \bar{A}B = A \oplus B$$

$$\text{Carry}(c) = \sum m(3)$$



$$\text{Carry}(c) = AB$$

CIRCUIT DIAGRAM:



FULL ADDER DESIGN PROCEDURE:

1. Define Inputs/Outputs: Inputs are three bits (A, B, C)
Outputs are Sum(s) and Carry(c).

2. Logic expression: $\text{Sum}(s) = A \oplus B \oplus C$

$$\text{Carry}(c) = AC + BC + AB$$

3. Implement Gates: Use two XOR gates for Sum, two AND gates along with one OR gate for Carry.

TRUTH TABLE:

Inputs			Outputs	
A	B	C	Sum(S)	Carry(C)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K MAP:

$$\text{Sum}(S) = \sum m(1, 2, 4, 7)$$

A \ BC				
	00 $\bar{B}\bar{C}$	01 $\bar{B}C$	11 BC	10 $B\bar{C}$
0 \bar{A}	0	1	3	2
1 A	4	5	7	6

$$\text{Sum}(S) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C}$$


$$A\bar{B}\bar{C} + AB\bar{C} = A\bar{C}(\bar{B} + B) = A\bar{C}$$

$$\text{Carry}(C) = \sum m(3, 5, 6, 7)$$

A \ BC				
	00 $\bar{B}\bar{C}$	01 $\bar{B}C$	11 BC	10 $B\bar{C}$
0 \bar{A}	0	1	3	2
1 A	4	5	7	6

$$\text{Carry}(C) = AC + BC + AB$$

CIRCUIT DIAGRAM:




INFERENCE:

Thus, implementation of half-adder and full-adder using logic gates is verified using Logisim success

19/1


MULTIPLEXER:
BLOCK DIAGRAM:




TRUTH TABLE:

Input		Output	
S_1	S_0	Y	
0	0	D_0	$\bar{S}_1 \bar{S}_0 D_0$
0	1	D_1	$\bar{S}_0 S_0 D_1$
1	0	D_2	$S_1 \bar{S}_0 D_2$
1	1	D_3	$S_1 S_0 D_3$

CIRCUIT DIAGRAM:




DEMULTIPLEXER:
BLOCK DIAGRAM:



TRUTH TABLE:

Inputs		Outputs			
S ₁	S ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

CIRCUIT DIAGRAM:




INFERENCE:

Thus, implementation of multiplexer and demultiplexer verified successfully using logicism

Realization of D flip-flop using NAND gates:


Logical Symbol:



Truth Table:


D	Q	\bar{Q}
0	0	1
0	1	0
1	0	1
1	1	0

Circuit Diagram:



Realization of JK flip-flop using NAND gates:


Logical Symbol:



Truth Table:

J	K	Q	\bar{Q}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


Circuit Diagram:



INFERENCE:

Thus, the designing and implementation of flip-flop using NAND gates using logic is successful.


SERIAL IN AND SERIAL OUT: CIRCUIT DIAGRAM:



TRUTH TABLE:

clock	Q_0	Q_1	Q_2	Q_3
Initially	0	0	0	0

**PARALLEL IN AND PARALLEL OUT:
CIRCUIT DIAGRAM:**



TRUTH TABLE:


clock	Data Input				output			
	D_0	D_1	D_2	D_3	Q_0	Q_1	Q_2	Q_3
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

INFERENCE: The SISO - (Serial in - Serial out),


PIPO (Parallel in - parallel out) shift register are

implemented and verified successfully using LOGISIM +

4 BIT RIPPLE UP COUNTER: CIRCUIT DIAGRAM:



4 BIT RIPPLE DOWN COUNTER: CIRCUIT DIAGRAM:



CIRCUIT DIAGRAM:

