### **VLSI Design Verification and Testing**

### Design for Testability (DFT) - 1

Mohammad Tehranipoor

Electrical and Computer Engineering

University of Connecticut

27 October 2009

### Overview

- Definition
- Ad-hoc methods
- Scan design
  - Design rules
  - Scan register
  - Scan flip-flops
  - Scan test sequences
  - Overhead
- Scan design system
- Summary

27 Octobur 2006

2

### Definition

- Design for testability (DFT) refers to those design techniques that make test generation and test application cost-effective.
- DFT methods for digital circuits:
  - Ad-hoc methods
  - Structured methods:
    - Scan
    - Partial Scan
    - Built-In Self-Test (BIST)
    - Boundary Scan

27 October 2009

### Ad-Hoc DFT Methods

- Good design practices learned through experience are used as guidelines:
  - □ **Don't-s** and Do-s
    - Avoid asynchronous (unclocked) feedback.
    - Avoid delay dependant logic.
    - Avoid parallel drivers.
    - Avoid monostables and self-resetting logic.
    - Avoid gated clocks.
    - Avoid redundant gates.
    - Avoid high fanin fanout combinations.

27 October 2009

## Ad-Hoc DFT Methods

- Good design practices learnt through experience are used as quidelines:
  - □ Don't-s and **Do-s** (contd.)
    - Make flip-flops initializable.
    - Separate digital and analog circuits.
    - Provide test control for difficult-to-control signals.
    - Buses can be useful and make life easier.
    - Limit gate fanin and fanout.
    - Consider ATE requirements (tristates, etc.)

27 October 2009

### Ad-Hoc DFT Methods

- Design Reviews
  - □ Manual analysis
    - Conducted by experts
  - Programmed analysis
  - Using design auditing toolsProgrammed enforcement
    - Must use certain design practices and cell types.
- Objective: Adherence to design guidelines and testability improvement techniques with little impact on performance and area.

27 October 2009

....

### Ad-Hoc DFT Methods

- Disadvantages of ad-hoc DFT methods:
  - Experts and tools not always available
  - Test generation is often manual with no guarantee of high fault coverage
     Functional patterns
  - Design iterations may be necessary
  - Very time consuming

27 October 2009

Scan Design

### Objectives

- Simple read/write access to all or subset of storage elements in a design.
- Direct control of storage elements to an arbitrary value (0 or 1).
- Direct observation of the state of storage elements and hence the internal state of the circuit.

Key is – Enhanced controllability and observability.

27 October 2009

# Scan Design Circuit-Under-Test (CUT) Primary Inputs Scan-in (SI) Scan Flip-Flop 27 Occober 2009

### Scan Design

- Circuit is designed using pre-specified design rules.
- □ Test structure (hardware) is added to the verified design:
  - Add one (or more) test control (TC) primary input.
  - Replace flip-flops by scan flip-flops and connect to form one or more shift registers in the test mode.
  - Make input/output of each scan shift register controllable/observable from PI/PO.
- Use combinational ATPG to obtain tests for all testable faults in the combinational logic.
- Add shift register tests and convert ATPG tests into scan sequences for use in manufacturing test.

27 October 2009


10


### Scan Design Rules


- Use only clocked D-type flip-flops for all state variables.
- At least one PI pin must be available for test; more pins, if available, can be used.
- All clocks must be controlled from PIs.
- Clocks must not feed data inputs of flip-flops.


27 October 2009


# Comb. Co



















## • Scan register must be tested prior to application of scan test sequences. • A shift sequence 00110011... of length $n_{sff}+4$ in scan mode (TC=0) produces 00, 01, 11 and 10 transitions in all flip-flops and observes the result at SCANOUT output. • Total scan test length: $((n_{sff}+1) n_{comb} + n_{sff}) + (n_{sff}+4) clock periods.$ $(n_{comb}+2) n_{sff} + n_{comb} + 4 clock periods.$ • Example: 2,000 scan flip-flops, 500 comb. vectors, total scan test length $\sim 10^{\circ}$ clocks. • Multiple scan registers reduce test length.























## Timing and Power

- Small delays in scan path and clock skew can cause race condition.
- Large delays in scan path require slower scan clock.
- Dynamic multiplexers: Skew between TC and TC signals can cause momentary shorting of D and SD inputs.
- Random signal activity in combinational circuit during scan can cause <u>excessive power dissipation</u>.

27 October 2009 29

# Summary Scan is the most popular DFT technique: Rule-based design Automated DFT hardware insertion Combinational ATPG Advantages: Design automation High fault coverage; helpful in diagnosis Hierarchical – scan-testable modules are easily combined into large scan-testable systems Moderate area (~10%) and speed (~5%) overhead Disadvantages: Large test data volume and long test time Basically a slow speed (DC) test