#### **VLSI Design Verification and Testing**

#### **Combinational ATPG Basics**

Mohammad Tehranipoor

Electrical and Computer Engineering

University of Connecticut

#### Overview


- · Structural vs. functional test
- Definitions
- Completeness
- · Conditions for finding a test
- Algebras
- Types of Algorithms classical
- Complexity

Functional vs. Structural ATPG

64-bit ripple-carry adder

Sum Circuit

**Carry Circuit** 



## Functional vs. Structural (Contd.)

- Functional ATPG generate complete set of tests for circuit input-output combinations
  - □ 129 inputs, 65 outputs:
  - 2<sup>129</sup> = 680,564,733,841,876,926,926,749,214,863,536,422,912 patterns
- Using 1 GHz ATE, would take 2.15 x 10<sup>22</sup> years
- Structural test:
  - # redundant adder hardware, 64 bit slices
  - Each with 27 faults (using fault equivalence)
  - At most 64 x 27 = 1728 faults (tests)
     Takes 0.000001728 s on 1 GHz ATE
- Designer gives small set of functional tests augment with structural tests to boost coverage to 98+ %

**Exhaustive Algorithm** 

- For n-input circuit, generate all 2<sup>n</sup> input patterns
- Infeasible, unless circuit is partitioned into cones of logic, with  $\leq$  15 inputs
  - Perform exhaustive ATPG for each cone
  - Misses faults that require specific activation patterns for multiple cones to be tested

5

#### Random-Pattern Generation Start Flow chart for Set Input Probabilities (initially p(0) = 1/2, p(1) = 1/2) method Use to get tests for 60-Change Probabilities 80% of faults, Simulate Faults then switch to **D-algorithm** or other ATPG Check Coverage for rest Adequate Stop

#### Definition of Automatic Test-Pattern Generator

- Operations on digital hardware:
  - Inject fault into circuit modeled in computer
  - Use various ways to <u>activate</u> and <u>propagate</u> fault effect through hardware to circuit output
  - Output flips from expected to faulty signal
- Electron-beam (E-beam) test observes internal signals
- "picture" of nodes charged to 0 and 1 in different colors
- $_{\mbox{\scriptsize 0}}$  Eliminates the need to propagate the fault effect to the POs
- □ Too expensive
- Scan design add test hardware to all flip-flops to make them a giant shift register in test mode
  - Can shift state in, scan state out
  - Widely used makes sequential test combinational
  - Costs: 5 to 20% chip area, circuit delay, extra pin, longer test sequence

#### Algorithm Completeness

- Definition:
  - Algorithm is complete if it ultimately can search entire binary (decision) space, as needed, to generate a test
- Untestable fault no test for it even after entire space is searched
- Combinational circuits only untestable faults are redundant, showing the presence of unnecessary hardware

#### ATPG Algebras: Notation

	Symbol		Good Machine	Failing Machine
ı	<u>П</u>	1/0	1	0
ı	D	0/1	0	l 1 Roth's
ı	0	0/0	0	0 Algebra
ı	1	1/1	1	1 1
ı	X	X/X	х	Х
ı	G0	0/X	0	X
ı	G1	1/X	1	X Muth's
ı	F0	X/0	х	0 Additions
	F1	X/1	X	1


#### Roth's and Muth's Higher-Order Algebras


- Represent two machines, which are simulated simultaneously by a computer program:
  - Good circuit machine (1st value)
  - Bad circuit machine (2<sup>nd</sup> value)
- Better to represent both in the algebra:
  - Need only <u>1 pass</u> of ATPG to solve both
  - Good machine values that preclude bad machine values become obvious sooner & vice versa
- Needed for complete ATPG:
  - Combinational: Multi-path sensitization, Roth Algebra
  - Sequential: Muth Algebra -- good and bad machines may have different initial values due to fault


# Conditions for Finding a Test


- <u>Fault excitation</u> the signal value at the fault site must be different from the value of the stuck-at fault (thus fault site must contain a D or a D)
- <u>Propagation</u>: The fault effect must be propagated to a primary output (a D or a D must appear at the output)
- Some simple observations
  - $\ \ \, \Box$  There must be at least a D or a  $\overline{D}$  on some circuit nets)


12














#### Computational Complexity

- Ibarra and Sahni analysis NP-Complete (no polynomial expression found for compute time, presumed to be exponential)
- Worst case: no\_pi inputs,  $2^{no_pi}$  input combinations no\_ff flip-flops,  $4^{no_pf}$  initial flip-flop states (good machine 0 or  $1 \times$  bad machine 0 or 1)

The work to forward or reverse simulate *n* logic gates α *n* 

Complexity: 0 (nx 2 no\_pi x 4 no\_ff)

**Origins of Stuck-Faults** 

- Eldred (1959) First use of structural testing for the Honeywell Datamatic 1000 computer
- Galey, Norby, Roth (1961) First publication of stuck-at-0 and stuck-at-1 faults
- Seshu & Freeman (1962) Use of stuckfaults for parallel fault simulation
- Poage (1963) Theoretical analysis of stuckat faults

#### History of Algorithm Speedups

Algorithm	Est. speedup over D-ALG (normalized to D-ALG time	Year
D-ALG	1	1966
PODEM	7	1981
FAN	23	1983
TOPS	292	1987
SOCRATES	1574 † ATPG System	1988
Waicukauski et al.	2189 † ATPG System	1990
EST	8765 † ATPG System	1991
TRAN	3005 † ATPG System	1993
<b>Recursive learning</b>	485	1995
Tafertshofer et al.	25057	1997

# Analog Fault Modeling Impractical for Logic ATPG

- Huge # of different possible analog faults in digital circuit
- Exponential complexity of ATPG algorithm a 20 flip-flop circuit can take days of computing
  - Cannot afford to go to a lower-level model
- Most test-pattern generators for digital circuits cannot even model at the transistor switch level (see textbook for 5 examples of switch-level ATPG)

## **Boolean Satisfiability**

• 2SAT:  $x_i \overline{x_j} + x_j \overline{x_k} + x_l \overline{x_m} \dots = 0$ 


$$x_D x_V + x_T \overline{x_S} + x_T \overline{x_U} \dots = 0$$

• 3SAT:  $x_i x_j \overline{x_k} + x_j \overline{x_k} \overline{x_l} + x_l \overline{x_m} \overline{x_n} \dots = 0$ 

$$x_p\,x_y + x_r\,\overline{x_s}\,x_t + x_t\,x_u\,\overline{x_v}\ldots = 0$$

Satisfiability Example for AND Gate

(non-tautology) or  $\Pi (a_k + b_k + c_k) = 1 \text{ (satisfiability)}$ 



AND gate signal relationships: Cube:

If a = 0, then z = 0If b = 0, then z = 0

 $\Box$  If z = 1, then a = 1 AND b = 1z ab  $\Box$  If a = 1 AND b = 1, then z = 1a b Z

• Sum to get:  $\overline{a}z + \overline{b}z + ab\overline{z} = 0$  Try a s-a-0 (third relationship is redundant with 1st two)

 $\overline{a}z$ 

 $\overline{b}z$ 

## Pseudo-Boolean and Boolean False Functions


- Pseudo-Boolean function: use ordinary + -integer arithmetic operators
  - $\Box$  Complementation of x represented by 1-x
  - $F_{pseudo-Bool} = 2 z + a b a z b z a b z = 0$
- Energy function representation: let any variable be in the range (0, 1) in pseudo-Boolean function
- Boolean false expression:

 $f_{AND}(a, b, z) = z \oplus (ab) = \overline{a}z + \overline{b}z + ab\overline{z}$ 

25


## **AND Gate Implication Graph**

- Really efficient
- Each variable has 2 nodes, one for each literal
- If ... then clause represented by edge from if literal to then literal
- Transform into *transitive closure graph* 
  - When node true, all reachable states are true
- ANDing operator ∧ used for 3SAT relations




26

## Circuit and Binary Decision Tree



# Binary Decision Diagram

- BDD Follow path from source to sink node product of literals along the path gives Boolean value at sink
- Rightmost path:  $A \overline{B} \overline{C} = 1$
- Problem: Size varies greatly with variable order



28

#### Summary

- Basic definitions explained
- Developed notation and required algebra that will be used for test generation and fault simulation
- Basics of test generation developed
- Complexity of test generation addressed
- Appendix contains historical reference to the stuck-at fault model, an example of BDD, an instantiation of SAT problem.

29