VLSI Design Verification and Testing

Memory Testing


Mohammad Tehranipoor **Electrical and Computer Engineering** University of Connecticut

8 April 2008

Overview

- Motivation and introduction
- Functional model of a memory
- A simple minded test and its limitations
- Fault models
- March tests and their capabilities
- Neighborhood tests
- Summary

8 April 2008



Test Time in Seconds (Memory Size *n Bits*) Size **Number of Test Algorithm Operations** n^{3/2} n² n X log₂n 0.06 64.5 1 Mb 1.26 18.3 hr 515.4 4 Mb 0.25 5.54 293.2 hr 16 Mb 1.01 24.16 1.2 hr 4691.3 hr 4.03 9.2 hr 75060.0 hr 64 Mb 104.7 256 Mb 16.11 451.0 73.3 hr 1200959.9 hr 1 Gb 64.43 1932.8 586.4 hr 19215358.4 hr 1658.6 hr | 76861433.7 hr

 $\begin{tabular}{ll} Memory cycle time = 60ns \\ \hline \raise Test time is an important parameter for memory testing. \\ \end{tabular}$

8 April 2008

3994.4

Faults

- System -- Mixed electronic, electromechanical, chemical, and photonic system (MEMS technology)
- Failure:
 - Incorrect or interrupted system behavior
- Error:
 - Manifestation of fault in system
- Fault:
 - Physical difference between good & bad system behavior

8 April 2008

Fault Types

- Fault types:
 - Permanent:

128.9

2 Gb

- System is broken and stays broken the same way indefinitely
- Transient:
 - Fault temporarily affects the system behavior, and then the system reverts to the good machine -- time dependency, caused by environmental condition
- □ Intermittent:
 - Sometimes causes a failure, sometimes does

8 April 2008

Failure Mechanisms

Permanent faults:

- Missing/Added Electrical Connection
- Broken Component (IC mask defect or silicon-tometal connection)
- Burnt-out Chip Wire
- Corroded connection between chip & package
- Chip logic error (Pentium division bug OR Pentium FDIV bug)

8 April 2008

Failure Mechanisms (Continued)

Transient Faults:

- Cosmic Ray
- An α particle (ionized Helium atom)
- □ Air pollution (causes wire short/open)
- Humidity (temporary short)
- □ Temperature (temporary logic error)
- Pressure (temporary wire open/short)
- Vibration (temporary wire open)
- Power Supply Fluctuation (logic error)
- Electromagnetic Interference (coupling)
- Static Electrical Discharge (change state)
- Ground Loop (misinterpreted logic value)

Failure Mechanisms (Continued)

Intermittent Faults:

- Loose Connections
- Aging Components (changed logic delays)
- Hazards and Races in critical timing paths (bad design)
- Resistor, Capacitor, Inductor variances (timing faults)
- Physical Irregularities (narrow wire -- high resistance)
- □ Electrical Noise (memory state changes)

8 April 2008

Fault Modeling


Behavioral (black-box) Model:


- State machine modeling all memory content combinations -- Intractable
- Functional (gray-box) Model:
 - Used.

Logic Gate Model:

- Not used -- Inadequately models transistors & capacitors
- Electrical Model:
 - Very expensive
- Geometrical Model -- Layout Model:
 - Used with Inductive Fault Analysis

8 April 2008






Reduced Functional Model (Van de Goor)

- n Memory bits, B bits/word, n/B addresses
- Access happens when Address Latch contents change
- Low-order address bits operate column decoder, high-order operate row decoder
- read -- Precharge bit lines, then activate row
- write -- Keep driving bit lines during evaluation
- Refresh -- Read all bits in 1 row and simultaneously refresh them

April 2008

2008



A simple minded test

```
for cell := 0 to n - 1 (or any other order) do
    write 0 to A [cell];
    read A [cell]; { Expected value = 0}
    write 1 to A [cell];
    read A [cell]; { Expected value = 1 }
    end for;
```

What does this test achieve? What kind of faults does it detect and its fault coverage?

8 April 2008

Functional Faults Fault **Functional fault** SAF SAF Cell stuck Driver stuck Read/write line stuck SAF SAF SAF SAF CF CF **Chip-select line stuck** Data line stuck Open circuit in data line Short circuit between data lines Crosstalk between data lines Address line stuck
Open circuit in address line Shorts between address lines Open circuit in decoder Wrong address access Multiple simultaneous address access Cell can be set to 0 (1) but not to 1 (0) Pattern sensitive cell interaction **NPSF**

Reduced Functional Faults


	Fault
SAF	Stuck-at fault
TF	Transition fault
CF	Coupling fault
NPSF	Neighborhood Pattern Sensitive fault

8 April 2008 17

Stuck-at Faults • Condition: For each cell, must read a 0 and a 1. wo with the state diagram of a good cell. wo with the state diagram of a good cell. (b) SA0 fault. (c) SA1 fault.

Transition Faults

- Cell fails to make 0→1 or 1→0 transition
- Condition: Each cell must undergo a ↑ transition and a ↓ transition, and be read after such, before undergoing any further transitions.



8 April 2008

Coupling Faults

- Coupling Fault (CF):
 - ullet Transition in bit j causes unwanted change in bit i
- 2-Coupling Fault:
 - □ Involves 2 cells, special case of *k-Coupling Fault*
 - □ Must restrict k cells to make practical
- Inversion and Idempotent CFs:
 - special cases of 2-Coupling Faults
- Bridging and State Coupling Faults involve any # of cells, caused by logic level
- Dynamic Coupling Fault (CFdyn):
 - Read or write on j forces i to 0 or 1

8 April 2008 20


Inversion Coupling Faults (CFin)

- or in cell j inverts contents of cell j
- Condition: For all cells that are coupled, each should be read after a series of possible CFins may have occurred, and the # of coupled cell transitions must be odd (to prevent the CFins from masking each other).
- $|\cdot|$ <|;| > and <|;| >

8 April 2008

Good Machine State Transition Diagram wo/i, wo/j w1/j w0/j, w1/j wo/j w1/j w0/j w1/j w1/j w1/j w1/j w1/j

CFin State Transition Diagram



(b) State diagram of an < ↑; \$> CFin.


8 April 2008


Idempotent Coupling Faults (CFid)

- or transition in j sets cell i to 0 or 1
- Condition: For all coupled faults, each should be read after a series of possible CFids may have happened, such that the sensitized CFids do not mask each other.
- Asymmetric: coupled cell only does ↑ or ↓
- Symmetric: coupled cell does both due to fault
- < ↑; 0>, < ↑; 1>, < ↓; 0>, < ↓; 1>

2008

8 April 2008







Short circuit between 2+ cells or lines 0 or 1 state of *coupling cell*, rather than coupling cell transition, causes *coupled cell* change Bidirectional fault -- / affects j, j affects i

AND Bridging Faults (ABF): < 0,0 / 0,0 >, <0,1 / 0,0 >, <1,0 / 0,0 >, <1,1 / 1,1 > OR Bridging Faults (OBF): < 0,0 / 0,0 >, <0,1 / 1,1 >, <1,0 / 1,1 >, <1,1 / 1,1 >

8 April 2008





March Test Notation

- · r0 -- Read a 0 from a memory location
- · r1 -- Read a 1 from a memory location
- · w0 -- Write a 0 to a memory location
- · w1 -- Write a 1 to a memory location
- † -- Write a 1 to a cell containing 0
- · | -- Write a 0 to a cell containing 1

March Test Notation (Continued)

- 1 -- Complement the cell contents
- Increasing memory addressing
- -- Decreasing memory addressing
- -- Either increasing or decreasing

Functional RAM Testing with March Tests

- March Tests can detect AFs -- NPSF **Tests Cannot**
- Conditions for AF detection:
 - \square Need $\uparrow (rx, w\bar{x})$
 - □ Need ↓(r x̄, w x)

MATS+ March Test

8 April 2008

MATS+ March Test

M0: { March element \$\psi\$ (w0) } for cell := 0 to n - 1 (or any other order) do write 0 to A [cell]; **M1**: { March element **↑** (r0, w1) } for cell := 0 to n - 1 do read A [cell]; { Expected value = 0} write 1 to A [cell]; **M2**: {March element **ψ** (r1, w0) }


for cell := n - 1 down to 0 do read A [cell]; { Expected value = 1 } write 0 to A [cell];

8 April 2008

33

MATS+ Example Cell (2,1) SA0 Fault 000 000 (a) Good machine (b) Good machine (c) Good machine after M2. 000 0 1 1 1 1 1 000 (d) Bad machine (e) Bad machine (f) Bad machine after M0. { M0: 1(w0); M1: 1 (r0, w1); M2: 1 (r1, w0) }

```
MATS+ Example
                 Cell (2, 1) SA1 Fault
      000
                                                          000
(a) Good machine after M0.
                         (b) Good machine
                                                     (c) Good machine after M2.
                                                          0 0 0
1 0 0
0 0 0
      000
      100
      000
 (d) Bad machine after M0.
         { M0: $\( \psi \) (w0); M1: $\( \phi \) (r0, w1); M2: $\( \psi \) (r1, w0) }
```



Address Decoder Faults (ADFs) Address decoding error assumptions: Decoder does not become sequential □ Same behavior during both read & write Multiple ADFs must be tested for **Decoders have CMOS stuck-open faults ⊸** *c*_x $A_X \circ \longrightarrow$ **-**₀ C Fault 1 Fault 2 Fault 3 Fault 4 Multiple Cells Accessed with A Multiple Addresses for Cell C_X No Cell Accessed for A No Address to Access cell C_X


8 April 2008

Iı	rredundant March Tests
Algorithm	Description
MATS	{
MATS+	{
MATS++	{ ‡ (w0); ↑ (r0, w1); ↓ (r1, w0, r0) }
MARCH X	{ ↓ (w0); ↑ (r0, w1); ↓ (r1, w0); ↓ (r0) }
MARCH	{
C—	♦ (r0, w1); ♦ (r1, w0); ↑ (r0) }
MARCH A	{
MARCH Y	
MARCH B	{ (w0); \$ (r0, w1, r1, w0, r0, w1); \$ (r1, w0, w1); \$ (r1, w0, w1, w0); \$ (r0, w1, w0) }
8 April 2008	40


Algorithm	SAF	AF	TF	-	-	CF dyn		Linked Faults
MATS	All	Some)					
MATS+	All	All						
MATS++	All	All	All					
MARCH X	All	All	All	All				
MARCH C-	All	All	All	All	All	All	All	
MARCH A	All	All	All	All				Some
MARCH Y	All	All	All	All				Some
MARCH B	All	All	All	All				Some

Algorithm	Complexity	_	
MATS	4n		
MATS+	5n	_	
MATS++	6 <i>n</i>		
MARCH X	6 <i>n</i>		
MARCH C—	10 <i>n</i>		
MARCH A	15 <i>n</i>		
MARCH Y	8 <i>n</i>		
MARCH B	17 <i>n</i>		

Neighborhood Pattern Sensitive Coupling Faults



Notation ANPSF: Active Neighborhood Pattern Sensitive Fault **APNPSF:** Active and Passive Neighborhood PSF Neighborhood: Immediate cluster of cells whose pattern makes base cell fail NPSF: Neighborhood Pattern Sensitive Fault PNPSF: Passive Neighborhood PSF SNPSF: Static Neighborhood Pattern Sensitive Fault 8 April 2008 45



Type 2 Active NPSF ■ Used when diagonal couplings are significant, and do not necessarily cause horizontal/vertical coupling ■ Neighborhood Cells ■ Base Cell ■ Deleted Neighborhood ■ Deleted Neighborhood ■ Neighborhood

Passive: A certain neighborhood pattern prevents the base cell from changing Condition for detection and location: Each base cell must be written and read in state 0 and in state 1, for all deleted neighborhood pattern changes.

Passive NPSF

Static NPSF

- Static: Base cell forced into a particular state when deleted neighborhood contains particular pattern.
- Differs from active -- need not have a transition to sensitive SNPSF
- Condition for detection and location: Apply all 0 and 1 combinations to k-cell neighborhood, and verify that each base cell was written.

8 April 2008

Summary

- Functional and fault model of memory
 Many fault models
- March tests and their capabilities
 Variety of tests
- Neighborhood pattern sensitive tests
 Varity of fault models and tests

8 April 2008

50

Appendix

8 April 2008

Density and Defect Trends

- 1970 -- DRAM Invention (Intel) 1024 bits
- 1993 -- 1st 256 MBit DRAM papers
- 1997 -- 1st 256 MBit DRAM samples
 - □ 1 ¢/bit --> 120 X 10⁻⁶ **/**pit
- Kilburn -- Ferranti Atlas computer (Manchester U.) -- Invented Virtual Memory
- 1997 -- Cache DRAM -- SRAM cache + DRAM now on 1 chip

8 April 2008

52

Physical Failure Mechanisms


- Corrosion
- Electromigration
- Bonding Deterioration -- Au package wires interdiffuse with Al chip pads
- Ionic Contamination -- Na^+ diffuses through package and into FET gate oxide
- Alloying -- Al migrates from metal layers into Si substrate
- Radiation and Cosmic Rays -- 8 MeV, collides with Si lattice, generates n - p pairs, causes soft memory error

8 April 2008

53

Multiple Fault Models


- Coupling Faults: In real manufacturing, any # can occur simultaneously
- Linkage: A fault influences behavior of another
- Example March test that fails:
 - □ { **(**w0) ; **(**r0, w1); **(**w0, w1); **(**r1)}
 - $\ \ \square$ Works only when faults not linked




 $\langle t; 0 \rangle$ j l i = k(b) Linked faults

8 April 2008


...






DRAM/SRAM Fault Modeling

DRAM or SRAM Faults	Model
Shorts & opens in memory cell array	SAF,SCF
Shorts & opens in address decoder	AF
Access time failures in address decoder	Functional
Coupling capacitances between cells	CF
Bit line shorted to word line	IDDQ
Transistor gate shorted to channel	IDDQ
Transistor stuck-open fault	SOF
Pattern sensitive fault	PSF
Diode-connected transistor 2 cell short	
Open transistor drain	
Gate oxide short	
Bridging fault	



Faults only in DRAM	Mode
Data retention fault (sleeping sickness)	DRF
Refresh line stuck-at fault	SAF
Bit-line voltage imbalance fault	PSF
Coupling between word and bit line	CF
Single-ended bit-line voltage shift	PSF
Precharge and decoder clock overlap	AF

DRAM Only Fault Modeling



Two Group Method

- Only for Type-1 neighborhoods
- Use checkerboard pattern, cell is simultaneously a base cell in group 1, and a deleted neighborhood cell in 2

A b B b A b B b b C b D b C b D b C b D b C b D b C b D b C A b B b A b B b A b B b A b B b A b B b A b B b A b B b C b D b C b D b C b D b C b D b C b D b C b D b C b D b C b D b C b D b C b D b C b D b C b D b C b D b C

(a) Labels of cells of group-1.

(b) Labels of cells of group-2.

8 April 2008

RAM Tests for Layout-Related Faults

Inductive Fault Analysis.

- 1 Generate defect sizes, location, layers based on fabrication line model
- 2 Place defects on layout model
- 3 Extract defective cell schematic & electrical parameters
- 4 Evaluate cell testing

8 April 2008

62

Memory Testing Summary

- Multiple fault models are essential
- Combination of tests is essential:
 - □ March − SRAM and DRAM
 - □ NPSF -- DRAM
 - DC Parametric -- Both
 - □ AC Parametric -- Both
- Inductive Fault Analysis is now required

8 April 2008