## **Commands**

## Simulation command

- vcs +v2k -gui design file.v tb.v
- ./simv –gui
- vcs +v2k -debug\_all -gui -y /apps/toshiba/sjsu/verilog/tc240c +libext+.tsbvlibp tb.v design netlist.v
- dc shell –f synthesis.script | tee log.txt
- design\_vision & DVE

## **RCA Synthesis Script**

```
Set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25 /apps/synopsys/SYNTH/libraries/syn/dw02.sldb /apps/synopsys/SYNTH/libraries/syn/dw01.sldb}

Set_target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25} read_verilog RCA64.v

current_design RCA64

check_design

create_clock clock -name clock -period 18.5600000

set_propagated_clock clock

set_clock_uncertainty 0.25 clock

set_propagated_clock clock

set_fix_hold [ get_clocks clock ]

compile -map_effort_medium -incremental_mapping
```

```
update_timing

set_max_area 2500

report -cell

report_timing -max_paths 10

report_area

report_power

write -hierarchy -format verilog -output RCA64_1_nl.v

quit
```

## **CLA-2L Synthesis.script**

```
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25 /apps/synopsys/SYNTH/libraries/syn/dw02.sldb /apps/synopsys/SYNTH/libraries/syn/dw01.sldb}

set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25}

read_verilog {CLA4.v,CLA4_2.v,CLA16.v CLA16_2.v,CLA_64.v}

current_design CLA_64

check_design

create_clock clock -name clock -period 4.9500000

set_propagated_clock clock

set_clock_uncertainty 0.25 clock

set_propagated_clock clock
```

```
set fix hold [get clocks clock]
compile -map effort medium -incremental mapping
update timing
set max area 2500
report -cell
report timing -max paths 5
report area
report power
write -hierarchy -format verilog -output CLA 64 1 nl.v
quit
CSAEQG Synthesis script
set link library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db WCCOM25
/apps/synopsys/SYNTH/libraries/syn/dw02.sldb
/apps/synopsys/SYNTH/libraries/syn/dw01.sldb}
set target library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db WCCOM25}
read verilog {mux carry.v,mux sum.v,CSA64EQG.v}
current design CSA64EQG
check design
create clock clock -name clock -period 5.200000
```

set propagated clock clock

```
set clock uncertainty 0.25 clock
set propagated clock clock
set fix hold [get clocks clock]
compile -map effort medium -incremental mapping
update timing
set max area 3100
report -cell
report timing -max paths 5
report area
report power
write -hierarchy -format verilog -output CSA64EQG 1 nl.v
quit
CSAUEQG Synthesis.script
set link library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db WCCOM25
/apps/synopsys/SYNTH/libraries/syn/dw02.sldb
/apps/synopsys/SYNTH/libraries/syn/dw01.sldb}
set target library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db WCCOM25}
read verilog
{FA.v,CSA2.v,CSA3.v,CSA4.v,CSA5.v,CSA6.v,CSA7.v,CSA8.v,CSA9.v,CSA10
.v,CSA11.v,CSA64UEQG.v}
current design CSA64UEQG
```

```
check_design
create_clock clock -name clock -period 8.00000
set propagated clock clock
set clock uncertainty 0.25 clock
set propagated clock clock
set fix hold [ get clocks clock ]
compile -map effort medium -incremental mapping
update timing
set_max_area 3200
report -cell
report_timing -max_paths 5
report area
report power
write -hierarchy -format verilog -output CSA64UEQG nl.v
quit
```