


500 mA low quiescent current and low noise voltage regulator

Datasheet - production data



Features

- Input voltage from 1.5 to 5.5 V
- Ultra low-dropout voltage (200 mV typ. at 500 mA load)
- Very low quiescent current (20 μA typ. at no load, 100 μA typ. at 500 mA load, 1 μA max. in OFF mode)
- · Very low noise without bypass capacitor
- Output voltage tolerance: ± 2.0% @ 25 °C
- 500 mA guaranteed output current
- Wide range of output voltages available on request: 0.8 V to 4.5 V with 100 mV step and adjustable from 0.8 V
- · Logic-controlled electronic shutdown
- Compatible with ceramic capacitor C_{OUT} = 1 μF
- Internal current and thermal limit
- Package DFN6 (3x3 mm) and DFN6 (2x2 mm)
- Temperature range: from -40 °C to 125 °C

Description

The LD39050 provides 500 mA maximum current with an input voltage range from 1.5 V to 5.5 V and a typical dropout voltage of 200 mV. Stability is given by ceramic capacitors. The ultra low drop voltage, low quiescent current and low noise features make it suitable for low power battery-powered applications. Power supply rejection is 65 dB at low frequencies and starts to roll off at 10 kHz. The enable logic control function puts the LD39050 in shutdown mode allowing a total current consumption lower than 1 μA . The device also includes short-circuit constant current limiting and thermal protection. Typical applications are mobile phones, hard disks and battery-powered systems.

Contents LD39050

Contents

1	Diag	rams			
2	Pin o	Pin configuration			
3	Max	imum ratings			
4	Elec	trical characteristics			
5	Турі	cal performance characteristics			
6	Арр	lication information16			
	6.1	Power dissipation			
	6.2	Enable function			
	6.3	Power Good function			
7	Pack	cage information			
	7.1	DFN6 (3x3 mm) package information			
	7.2	DFN6 (3x3 mm) packing information			
	7.3	DFN6 (2x2 mm) package information			
8	Orde	ering information			
9	Revi	sion history			





LD39050 **Diagrams**

Diagrams 1

IN PG Power-good signal BandGap reference Current **OpAmp** limit OUT **Thermal** protection ADJ ΕN Internal enable GND

Figure 1. Schematic diagram for the LD39050 (adjustable)





Pin configuration LD39050

2 Pin configuration

Figure 3. DFN6 (3x3 mm) pin connection (top view)





Figure 4. DFN6 (2x2 mm) pin connection (top view)



LD39050 Pin configuration

Table 1. Pin description

	Pin n° for DFN6 (3x3 mm)		Pin n° for DFN6 (2x2 mm)		
Symbol	LD39050 (adjustable)	LD39050 (fixed)	LD39050 (adjustable)	LD39050 (fixed)	Function
EN	1	1	2	2	Enable pin logic input: low = shutdown, high = active
GND	2	2	3	3	Common ground
PG	3	3	4	4	Power Good
VOUT	4	4	5	5	Output voltage
ADJ	5	-	6	-	Adjustable pin
VIN	6	6	1	1	Input voltage of the LDO
N.C.	-	5	-	6	Not connected
GND	Expose	Exposed pad Exposed pad		Exposed pad must be connected to GND	

Maximum ratings LD39050

3 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{IN}	DC input voltage	-0.3 to 7	V
V _{OUT}	DC output voltage	-0.3 to V _I + 0.3 (7 V max.)	V
EN	Enable pin	-0.3 to V _I + 0.3 (7 V max.)	V
PG	Power Good pin	-0.3 to 7	V
ADJ	Adjustable pin	4	V
I _{OUT}	Output current	Internally limited	
P _D	Power dissipation	Internally limited	
T _{STG}	Storage temperature range	- 65 to 150	°C
T _{OP}	Operating junction temperature range	- 40 to 125	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 3. Thermal data

Symbol	Parameter	Val	Unit	
		DFN6 (2x2 mm)	DFN6 (3x3 mm)	
R _{thJA}	Thermal resistance junction-ambient	65	55	°C/W
R _{thJC}	Thermal resistance junction-case	6.5	10	°C/W

Table 4. ESD performance

Symbol	Parameter	Test conditions	Value	Unit
		НВМ	2	kV
ESD	ESD protection voltage	CDM	500	V
		MM	0.3	kV

6/28 DocID15470 Rev 5

4 Electrical characteristics

 T_J = 25 °C, V_{IN} = 1.8 V, C_{IN} = C_{OUT} = 1 $\mu F,\,I_{OUT}$ = 10 mA, V_{EN} = $V_{IN},$ unless otherwise specified.

Table 5. Electrical characteristics for the LD39050 (adjustable)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _{IN}	Operating input voltage		1.5		5.5	٧	
V	V accuracy	I _{OUT} = 10 mA, T _J = 25 °C	784	800	816	mV	
V _{ADJ}	V _{ADJ} accuracy	I _{OUT} = 10 mA, -40 °C < T _J < 125 °C	776	800	824	1117	
I _{ADJ}	Adjustable pin current				1	μΑ	
ΔV _{OUT}	Static line regulation	$\begin{split} V_{OUT} + 1 & V \leq V_{IN} \leq 5.5 V, \\ I_{OUT} = 1 & mA \end{split}$		0.01		%/V	
41/	Transient line regulation ⁽¹⁾	ΔV_{IN} = 500 mV, I_{OUT} = 10 mA, t_R = 5 μs		10		- mVpp	
ΔV _{OUT}	Transient line regulation	ΔV_{IN} = 500 mV, I_{OUT} = 10 mA, I_F = 5 μs		10		ТПУРР	
ΔV_{OUT}	Static load regulation	I _{OUT} = 10 mA to 500 mA		0.002		%/mA	
ΔV _{OUT}	Transient load regulation ⁽¹⁾	I_{OUT} = 10 mA to 500 mA, t_R = 5 μs		40		mVpp	
AVOUT		I_{OUT} = 10 mA to 500 mA, t_F = 5 μs		40		шурр	
V _{DROP}	Dropout voltage ⁽²⁾	I_O = 500 mA, V_{OUT} fixed to 1.5 V 40 °C < T_J < 125 °C		200	400	mV	
e _N	Output noise voltage	10 Hz to 100 kHz, I_{OUT} = 100 mA, V_{OUT} = 0.8 V		30		μV_{RMS}	
SVR	Supply voltage rejection V _{OUT} = 0.8 V	V_{IN} = 1.8 V+/-V _{RIPPLE} V_{RIPPLE} = 0.25 V, frequency = 1 kHz I_{OUT} = 10 mA		65		- dB	
SVR		V_{IN} = 1.8 V+/-V _{RIPPLE} V_{RIPPLE} = 0.25 V, frequency =10 kHz I_{OUT} = 100 mA		62		- UB	
		I _{OUT} = 0 mA		20			
		I _{OUT} = 0 mA, -40 °C < T _J < 125 °C			50		
		I _{OUT} = 0 to 500 mA		100			
lα	Quiescent current	I _{OUT} = 0 to 500 mA, -40 °C <t<sub>J<125 °C</t<sub>			200	μΑ	
		V_{IN} input current in OFF mode: $V_{EN} = GND^{(3)}$		0.001	1		



Electrical characteristics LD39050

Table 5. Electrical characteristics for the LD39050 (adjustable) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	Power Good output threshold	Rising edge		0.92* V _{OUT}		V
PG	Power Good output threshold	Falling edge		0.8* V _{OUT}		v
	Power Good output voltage low	I _{sink} = 6 mA open drain output			0.4	٧
I _{SC}	Short-circuit current	R _L = 0	600	800		mA
V	Enable input logic low	V _{IN} = 1.5 V to 5.5 V, 40 °C < T _J < 125 °C			0.4	V
V _{EN}	Enable input logic high	V _{IN} = 1.5 V to 5.5 V, 40 °C < T _J < 125 °C	0.9			V
I _{EN}	Enable pin input current	$V_{EN} = V_{IN}$		0.1	100	nA
t _{ON}	Turn-on time (4)			30		μs
_	Thermal shutdown			160		°C
T _{SHDN}	Hysteresis			20		
C _{OUT}	Output capacitor	Capacitance (see typical performance characteristics for stability)	1		22	μF

^{1.} All transient values are guaranteed by design, not production tested

57/

^{2.} Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to output voltages below 1.5 V

^{3.} PG pin floating

Turn-on time is time measured between the enable input just exceeding V_{EN} high value and the output voltage just reaching 95% of its nominal value

 T_J = 25 °C, V_{IN} = $V_{OUT(NOM)}$ + 1 V, C_{IN} = C_{OUT} = 1 $\mu\text{F},~I_{OUT}$ = 10 mA, V_{EN} = $V_{IN},$ unless otherwise specified.

Table 6. Electrical characteristics for the LD39050 (fixed output)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IN}	Operating input voltage		1.5		5.5	V
	V _{OUT} accuracy	$V_{OUT} > 1.5 \text{ V}, I_{OUT} = 10 \text{ mA},$ $T_{J} = 25 \text{ °C}$	-2.0		2.0	%
V _{OUT}		V _{OUT} >1.5 V, I _{OUT} = 10 mA, -40 °C <t<sub>J<125 °C</t<sub>	-3.0		3.0	70
		V _{OUT} ≤ 1.5 V, I _{OUT} = 10 mA		± 20		
		$V_{OUT} \le 1.5 \text{ V}, I_{OUT} = 10 \text{ mA},$ -40 °C <t<sub>J<125 °C</t<sub>		± 30		mV
ΔV_{OUT}	Static line regulation	$V_{OUT} + 1 V \le V_{IN} \le 5.5 V,$ $I_{OUT} = 1 \text{ mA}$		0.01		%/V
AV/ -	Transient line regulation (1)	$\Delta V_{IN} = 500$ mV, $I_{OUT} = 10$ mA, $t_R = 5~\mu s$		10		m\/nn
ΔV _{OUT}	Transient line regulation (1)	$\Delta V_{IN} = 500$ mV, $I_{OUT} = 10$ mA, $t_F = 5 \ \mu s$		10		- mVpp
ΔV_{OUT}	Static load regulation	I _{OUT} = 10 mA to 500 mA		0.002		%/mA
ΔV_{OUT}	Transient load regulation (1)	I_{OUT} = 10 mA to 500 mA, t_R = 5 μ s		40		mVpp
		I_{OUT} = 10 mA to 500 mA, t_F = 5 μs		40		Пітрр
V_{DROP}	Dropout voltage (2)	$I_{OUT} = 500 \text{ mA}, V_{OUT} > 1.5 \text{ V}$ -40 °C < T _J < 125 °C		200	400	mV
e _N	Output noise voltage	10 Hz to 100 kHz, I _O = 100 mA,		30		μV_{RMS}
	Cumply valte as vaisation	$V_{IN} = V_{OUT(NOM)} + 0.5 V_{+}/V_{RIPPLE}$ $V_{RIPPLE} = 0.1 V$, freq. = 1 kHz $I_{OUT} = 10 \text{ mA}$		65		
SVR	Supply voltage rejection $V_{OUT} = 1.5 \text{ V}$	$\begin{split} &V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V} + /\text{- V}_{RIPPLE} \\ &V_{RIPPLE} = 0.1 \text{ V}, \\ &\text{frequency} = 10 \text{ kHz} \\ &I_{OUT} = 100 \text{ mA} \end{split}$		62		dB
		I _{OUT} = 0 mA		20		
		I _{OUT} = 0 mA, -40 °C < T _J < 125 °C			50	
		I _{OUT} = 0 to 500 mA		100		
ΙQ	Quiescent current	I _{OUT} = 0 to 500 mA -40 °C < T _J < 125 °C			200	μΑ
		V_{IN} input current in OFF mode: $V_{EN} = \text{GND}^{(3)}$		0.001	1	



Electrical characteristics LD39050

Table 6. Electrical characteristics for the LD39050 (fixed output) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	Power Good output threshold	Rising edge		0.92* V _{OUT}		V
PG	Tower Good output tilleshold	Falling edge		0.8* V _{OUT}		V
	Power Good output voltage low	I _{sink} = 6 mA open drain output			0.4	V
I _{SC}	Short-circuit current	R _L = 0	600	800		mA
V	Enable input logic low	V _{IN} = 1.5 V to 5.5 V, - 40 °C < T _J < 125 °C			0.4	V
V _{EN}	Enable input logic high	V _{IN} = 1.5 V to 5.5 V, -40 °C < T _J < 125 °C	0.9			V
I _{EN}	Enable pin input current	$V_{EN} = V_{IN}$		0.1	100	nA
t _{ON}	Turn-on time (4)			30		μs
_	Thermal shutdown			160		°C
T _{SHDN}	Hysteresis			20		, C
C _{OUT}	Output capacitor	Capacitance (see typical performance characteristics for stability)	1		22	μF

^{1.} All transient values are guaranteed by design, not production tested


10/28 DocID15470 Rev 5


^{2.} Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to output voltages below 1.5 V


^{3.} PG pin floating


^{4.} Turn-on time is time measured between the enable input just exceeding V_{EN} high value and the output voltage just reaching 95% of its nominal value


5 Typical performance characteristics














577








Figure 12. Quiescent current vs. temperature $(V_{OUT} = 0.8 V)$ V_{IN} = 1.8 V, V_{EN} to $V_{IN},\,C_{IN}$ = 1 μF C_{OUT} = 1 $\mu F,\,V_{OUT}$ = 0.8 V -25 -50 T [°C]









12/28 DocID15470 Rev 5








Figure 18. Supply voltage rejection vs. temperature ($V_{OUT} = 0.8 \text{ V}, f = 1 \text{ kHz}$) 100 90 80 60 50 40 30 20 V_{IN} from 1.7 V to 1.9 V, V_{OUT} = 0.8 V, V_{EN} to V_{IN} , I_{OUT} = 10 mA, freq. = 1 kHz $C_{IN} = C_{OUT} = 1 \mu F$ 0+ -50 -25 50 125 25 100 T [°C]

Figure 19. Supply voltage rejection vs. temperature ($V_{OUT} = 0.8 \text{ V}, f = 10 \text{ kHz}$) 100 90 80 70 图 60 50 8 40 40 20 V_{IN} from 1.7 V to 1.9 V, V_{OUT} = 0.8 V, V_{EN} to V_{IN} , I_{OUT} = 10 $C_{\text{IN}} = C_{\text{OUT}} = 1 \; \mu\text{F}$ 50 -25 25 100 125 150 -50 T [°C]













AP - IOUT = 100mA AP - IOUT = 10 mA AP - IOUT = 1m AP - IOUT = 0A 1.E+02 1.E+03 1.E+04 1.E+05 f [Hz] V_{IN} = 1.8 V, V_{OUT} = 0.8 V, V_{EN} = 1 V, C_{IN} = C_{OUT} = 1 μ F,










14/28





5 DocID15470 Rev 5
















6 Application information

The LD39050 is an ultra low-dropout linear regulator. It provides up to 500 mA with a 200 mV dropout. The input voltage range is from 1.5 V to 5.5 V. The device is available in fixed and adjustable output versions.

The regulator is equipped with internal protection circuitry, such as short-circuit current limiting and thermal protection.

The regulator is designed to be stable with ceramic capacitors on the input and the output. The recommended values of the input and output ceramic capacitors are from 1 μF to 22 μF with 1 μF typical. The input capacitor must be connected within 0.5 inches of the V_{IN} terminal. The output capacitor must also be connected within 0.5 inches of output pin. There is no upper limit to the value of the input capacitor.

Figure 35 and Figure 36 illustrate the typical application schematics:




Figure 35. Application schematic for fixed version




Figure 36. Application schematic for adjustable version

Regarding to the adjustable version, the output voltage can be adjusted from 0.8 V up to the input voltage minus the voltage drop across the PMOS (dropout voltage), by connecting a resistor divider between the ADJ pin and the output, thus allowing the remote voltage sensing.

The resistor divider should be selected using the following equation:

$$V_{OUT} = V_{ADJ} (1 + R_1 / R_2)$$
 with $V_{ADJ} = 0.8 \text{ V (typ.)}$

Resistors should be used with values in the range from 10 k Ω to 50 k Ω . Lower values can also be suitable, but they increase current consumption.

6.1 Power dissipation

An internal thermal feedback loop disables the output voltage if the die temperature reaches approximately 160 °C. This feature protects the device from excessive temperature and allows the user to push the limits of the power handling capability of a given board without damaging the device.

A good PC board layout should be used to maximize the power dissipation. The thermal path for the heat generated by the device goes from the die to the copper lead frame through the package leads and exposed pad to the PC board copper. The PC board copper acts as a heat sink. The footprint copper pads should be as wider as possible to spread and dissipate the heat to the surrounding ambient. Feed-through vias to inner or backside copper layers improve the overall thermal performance of the device.

The power dissipation of the device depends on the input voltage, output voltage and output current, and is given by:

$$P_D = (V_{IN} - V_{OUT}) I_{OUT}$$

The junction temperature of the device is:

$$T_{J MAX} = T_{A} + R_{thJA} \times P_{D}$$

where:

T_{J MAX} is the maximum junction of the die,125 °C;



T_A is the ambient temperature;

R_{th.IA} is the thermal resistance junction-to-ambient.

6.2 Enable function

The LD39050 features an enable function. When the EN voltage is higher than 0.9 V the device is ON, and if it is lower than 0.4 V the device is OFF. In shutdown mode, consumption is lower than 1 μ A.

The EN pin does not have an internal pull-up, therefore it cannot be left floating if it is not used.

6.3 Power Good function

Most applications require a flag showing that the output voltage is in the correct range.

The Power Good threshold depends on the adjustable voltage. When the adjustable voltage is higher than 0.92^*V_{ADJ} , the Power Good (PG) pin goes to high impedance. If it is below 0.80^*V_{ADJ} the PG pin goes to low impedance. If the device is working well, the PG pin is at high impedance. If the output voltage is fixed using an external or internal resistor divider, the Power Good threshold is 0.92^*V_{OUT} .

The use of the Power Good function requires an external pull-up resistor, which must be connected between the PG pin and V_{IN} or V_{OUT} . The typical current capability of the PG pin is up to 6 mA. The use of a pull-up resistor for PG in the range from 100 k Ω to 1 M Ω is recommended. If the Power Good function is not used, the PG pin must remain floating.

When EN pin is in low state the power good is asserted to the high state.



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



Package information LD39050

7.1 DFN6 (3x3 mm) package information

BOTTOM VIEW D2 PIN 1 ID EXPOSED PAD (6x) 4 b (6x) // 0.1 C -*A3* SEATING PLANE A1 C O.08 C LEADS COPLANARITY E/2 PIN 1 ID -D/2-OP VIEW 7946637_C


Figure 37. DFN6 (3x3 mm) package outline

577

Table 7. DFN6 (3x3 mm) mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1
A1	0	0.02	0.05
A3		0.20	
b	0.23		0.45
D	2.90	3	3.10
D2	2.23		2.50
E	2.90	3	3.10
E2	1.50		1.75
е		0.95	
L	0.30	0.40	0.50

Figure 38. DFN6 (3x3 mm) recommended footprint





Package information LD39050

7.2 DFN6 (3x3 mm) packing information

KO Ø1.5 8 ±0.10 0.30 AO R 0.3 max BO +0.10 0 Ø1.5 ±0.05 COVER * ±0.10 * - 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20 7875978_N

Figure 39. DFN6 (3x3 mm) tape outline

577




Figure 40. DFN6 (3x3 mm) reel outline

Table 8. DFN6 (3x3 mm) tape and reel mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
A0	3.20	3.30	3.40		
В0	3.20	3.30	3.40		
K0	1	1.10	1.20		

Package information LD39050

7.3 DFN6 (2x2 mm) package information

Figure 41. DFN6 (2x2 mm) package outline





Table 9. DFN6 (2x2 mm) mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
Α	0.51	0.55	0.60		
A1	0	0.02	0.05		
b	0.18	0.25	0.30		
D		2.00			
D2	1.30	1.45	1.55		
E		2.00			
E2	0.85	1.00	1.10		
е		0.50			
L	0.15	0.25	0.35		

Figure 42. DFN6 (2x2 mm) recommended footprint



Ordering information LD39050

8 Ordering information

Table 10. Order code

Order code	Package	Packing	Output voltages
LD39050PUR	DFN6 (3x3 mm)	Tape and reel	Adjustable from 0.8 V
LD39050PU25R			2.5 V
LD39050PU33R			3.3 V
LD39050PV10R	DFN6 (2x2 mm)		1.0 V
LD39050PVR			Adjustable from 0.8 V

LD39050 Revision history

9 Revision history

Table 11. Document revision history

Date	Revision	Changes
11-Mar-2009	1	Initial release.
28-Feb-2014	2	The part number LD39050xx changed to LD39050. Updated the title in cover page, Table 10: Order code, Section 1: Diagrams, Section 2: Pin configuration, Section 4: Electrical characteristics, Section 5: Typical performance characteristics, Section 6: Application information and Section 7: Package information. Deleted order code table. Added Section 9: Revision history. Minor text changes.
26-Oct-2015	3	Added DFN6 (2x2 mm) package. Removed device summary table. Updated features and description in cover page. Updated Section 2: Pin configuration, Table 3: Thermal data and Table 4: ESD performance. Added Section 8: Ordering information Minor text changes.
29-Nov-2017	4	Updated Section 6.2: Enable function.
12-Dec-2019	5	Updated Table 10: Order code.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

28/28

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DocID15470 Rev 5

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics:

LD39050PU25R LD39050PU33R LD39050PUR LD39050PV10R LD39050PVR