


EESM6000C SOC Design

Lab4-2 Caravel FIR report

Zhang Weiye 21028976

Block Diagram




The interface protocol

- MPRJ pins are used between firmware and testbench
 - MPRJ[23:16] are used
 - When mprj[23:16] == 0x00A5, it indicates that the FIR starts running
 - When mprj[23:16] == 0x005A, it indicates that the FIR stops running
 - The pins also used to indicated the start and the end of the test case
 - The calculation result from FIR is obtained by CPU first and the output from these pins for checking.
- Wishbone interface is used between firmware and user project.
 - Writing instruction to user memory from SPI flash interface

- Getting instruction from user memory to CPU
- Sending X input to FIR from CPU
- Receiving Y input from FIR to CPU
- Interface translation between AXI and Wishbone
 - FIR is using AXI-lite and AXI stream for data inputting, while data is received from CPU by Wishbone. Thus, a Wishbone decoder is used for translation between these two interface protocols.
 - Specific memory addresses are assigned to some AXI input and output, such as memory address 0x00000000 representing the AP register in FIR.
 - The Wishbone interface is used to access user memory and FIR at the same time, so the decoder helps to identify which module the Wishbone interface is requesting.

Waveform and analysis of the hardware/software behavior


- Overall simulation result




- Allocating instruction from SPI flash to user memory




- Obtaining instruction from user memory to CPU




- Writing parameter and TAP value to FIR from CPU




- Writing X input to FIR from CPU




- Getting Y output from FIR to CPU



- FIR calculation



- MPRJ output to test bench



- Simulation Log

```
tbench/counter_la_fir$ source run_sim
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_fir.vcd opened for output.
Test 1 started
test1 starts @          4806
test1 ends @          57800
test2 starts @         225892
Test 2 started
test2 ends @         278886
test3 starts @         446978
Test 3 started
test3 ends @         499972
ALL Test passed
tbench/counter_la_fir$
```

What is the FIR engine theoretical throughput?

Assumed the adding and multiplication are done in different stage, so at least 11 cycles for adding and 11 cycles for multiplication.

Assumed the memory can only execute 1 write or 1 read in the same cycle, so at least 11 cycles for write and 10 cycles for read.

Therefore, at least 22 cycles for operation, adding 1 more cycle for input signal sampling, as a result, the theoretical throughput is 23 cycle per 1 output.

By waveform, the Y output is ready in the 23 cycles after receiving X input, and this matches with the theoretical throughput.


By simulation log, the average cycles to complete the calculation for 64*3 input

$$= ((57800 - 4806) + (278886 - 225892) + (499972 - 446978)) / (64 * 3)$$

$$= 828.03125 \text{ cycles per 1 output}$$

The average cycle is longer than expected, which is affected by software.

What is the latency for firmware to feed data?



Cycle period = 25000 ps

The latency = 1661337500 ps - 1641337500 ps = 20000000 ps = 800 cycles

Ten cycles are assigned for memory read latency in lab 4-1.

What techniques are used to improve the throughput?

Increasing the cache size in CPU helps to reduce the number of instructions fetching from user memory, thus the firmware feed data latency could be reduced.

Reducing the memory read latency in user memory can speed up the instruction fetching, thus reducing the firmware feed data latency.

Simplifying the firmware code helps reduce the number of instructions in CPU, thus speed up the execution and reduce firmware feed data latency.

Replacing the memory in FIR with a memory with 1 read port and 1 write port, so the calculation in FIR could be shortened into 12 cycles theoretically.

Allowing adding and multiplication be executed in the same stage can speed up the calculation in FIR.

Synthesis result:

Tcl Console	Messages	Log	Reports	Design Runs	Utilization	Timing																																										
Hierarchy																																																
<table><thead><tr><th>Name</th><th>Slice LUTs (53200)</th><th>Slice Registers (106400)</th><th>Block RAM Tile (140)</th><th>DSPs (220)</th><th>Bonded IOB (125)</th><th>BUFGCTRL (32)</th></tr></thead><tbody><tr><td>user_proj_example</td><td>498</td><td>353</td><td>4</td><td>3</td><td>313</td><td>1</td></tr><tr><td>data_RAM (bram11)</td><td>64</td><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>fir_DUT (fir)</td><td>286</td><td>159</td><td>0</td><td>3</td><td>0</td><td>0</td></tr><tr><td>tap_RAM (bram11_0)</td><td>64</td><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>user_bram (bram)</td><td>21</td><td>0</td><td>4</td><td>0</td><td>0</td><td>0</td></tr></tbody></table>							Name	Slice LUTs (53200)	Slice Registers (106400)	Block RAM Tile (140)	DSPs (220)	Bonded IOB (125)	BUFGCTRL (32)	user_proj_example	498	353	4	3	313	1	data_RAM (bram11)	64	4	0	0	0	0	fir_DUT (fir)	286	159	0	3	0	0	tap_RAM (bram11_0)	64	4	0	0	0	0	user_bram (bram)	21	0	4	0	0	0
Name	Slice LUTs (53200)	Slice Registers (106400)	Block RAM Tile (140)	DSPs (220)	Bonded IOB (125)	BUFGCTRL (32)																																										
user_proj_example	498	353	4	3	313	1																																										
data_RAM (bram11)	64	4	0	0	0	0																																										
fir_DUT (fir)	286	159	0	3	0	0																																										
tap_RAM (bram11_0)	64	4	0	0	0	0																																										
user_bram (bram)	21	0	4	0	0	0																																										

Tcl Console

Messages

Log

Reports

Design Runs

Utilization

Timing x

Q

⌵

⌶

↺

📁

●

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Methodology Summary

➤ Check Timing (105)

➤ Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

Setup

Hold

Pulse Width

Worst Negative Slack (WNS): 90.485 ns

Worst Hold Slack (WHS): 0.070 ns

Worst Pulse Width Slack (WPWS): 48.750 ns

Total Negative Slack (TNS): 0.000 ns

Total Hold Slack (THS): 0.000 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Total Number of Endpoints: 1554

Total Number of Endpoints: 1554

Total Number of Endpoints: 492

All user specified timing constraints are met.