$4.1 \oplus 1 \oplus 1 = 1$

2. The time required for a gate or inverter to change its state is called

1. Which one of the following logic expression is incorrect? 3. $1 \oplus 0 = 1$

1. $1 \oplus 1 \oplus 0 = 1$

 $2 \quad 1 \oplus 1 = 0$

Option:4

1. Decay time 2. Rise time

3. Charging time 4. Propagation time Option:4

Sub: Digital Logic

2. 3.	16 8 64 32 Option:3
	at is the minimum number of two-input NAND gates used to perform the function of two OR gate ?
1.	two
2.	one
3.	four
4.	three Option:4
5. Hov	w many 1 's are present in the binary representation of $15 \times 256 \times 5 \times 16 \times 3$ is
1.	9
2.	
3.	11
4.	7
	Option:2
6. The	time required for a pulse to change from 10 to 90 percent of its maximum value is called
1.	Decay time
2.	Rise time
	Charging time
4.	Propagation time

1

3. The number of canonical expressions that can be developed over a 3-valued Boolean algebra is

Option:2

7. The output of NOR gate is

- 1. Low if all of its inputs are low
- 2. High if all of its inputs are high
- 3. High if only of its inputs is low
- 4. High if all of its inputs are low **Option:4**

8. Which of the following adders can add three or more numbers at a time?

- 1. Carry-look-ahead adder
- 2. Parallel adder
- 3. Full adder
- 4. Carry-save-adder

Option:4

9. The output of NOR gate is

- 1. Low if all of its inputs are low
- 2. High if all of its inputs are high
- 3. High if only of its inputs is low
- 4. High if all of its inputs are low

Option: 4

10. Which of the following adders can add three or more numbers at a time?

- 1. Carry-look-ahead adder
- 2. Parallel adder
- 3. Full adder
- 4. Carry-save-adder

Option:4

11. In a digital counter circuit feedback loop is introduced to


- **A.**Improve distortion
- **B.**Improve stability
- **C.**Reduce the number of input pulses to reset the counter
- **D.**Asynchronous input and output pulses

Option: C

12...Select the statement that best describes the parity method of error detection:


A. Parity checking is best suited for detecting double-bit errors that occur during the transmission of codes from one location to another.

- <u>B.</u>Parity checking is not suitable for detecting single-bit errors in transmitted codes.
- C.Parity checking is best suited for detecting single-bit errors in transmitted codes.
- D.Parity checking is capable of detecting and correcting errors in transmitted codes.




Option C

18. Which of the figures shown below represents the exclusive-NOR gate?



Answer: Option B

19. Which of the circuits in figure (a to d) is the sum-of-products implementation of figure (e)?



Option D

20. Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?

A. The logic level at the D input is transferred to Q on NGT of CLK.

 \underline{B} . The Q output is ALWAYS identical to the CLK input if the D input is HIGH.

 \underline{C} . The Q output is ALWAYS identical to the D input when CLK = PGT.

 $\underline{\mathbf{D}}$. The Q output is ALWAYS identical to the D input.

Option A

21. How is a *J-K* flip-flop made to toggle?

$$\underline{\mathbf{A}}$$
. $J = 0$, $K = 0$

B.
$$J = 1$$
, $K = 0$

$$\underline{\mathbf{C}}$$
. $J = 0$, $K = 1$

$$\underline{D}$$
. $J = 1$, $K = 1$

Option D

22. How many flip-flops are in the 7475 IC?

<u>A.</u> 1
<u>B.</u> 2
<u>C.</u> 4
<u>D.</u> 8
Option C
23. How many flip-flops are required to produce a divide-by-128 device?
<u>A.</u> 1
<u>B.</u> 4
<u>C.</u> 6
<u>D.</u> 7
Option D
24. How many flip-flops are required to make a MOD-32 binary counter?
<u>A.</u> 3
<u>B.</u> 45
<u>C.</u> 5
<u>D.</u> 6
Option C
25. How can a digital one-shot be implemented using HDL?
A.By using a resistor and a capacitor
<u>B.</u> By applying the concept of a counter
<u>C.</u> By using a library function
<u>D.</u> By applying a level trigger
Option B
26. The output of an exclusive-NOR gate is 1. Which input combination is correct?
$\underline{\mathbf{A}}.\mathbf{A}=1,\mathbf{B}=0$
$\underline{\mathbf{B.}}\mathbf{A}=0,\mathbf{B}=1$
$\underline{\mathbf{C}}.\mathbf{A} = 0, \mathbf{B} = 0$
<u>D.</u> none of the above
Option C

21	in a HIGH output?
	<u>A.</u> 1
	<u>B.</u> 2
	<u>C.</u> 7
	<u>D.</u> 8
	Option A
28	3.If a signal passing through a gate is inhibited by sending a LOW into one of the inputs, and the output is HIGH, the gate is a(n):
	<u>A.</u> AND
	<u>B.</u> NAND
	<u>C.</u> NOR
	<u>D.</u> OR
	Option B
LW	A. one B. two C. three D. four Option: C
	30. The schmitt trigger may be used to? [A] change voltage to corresponding frequency [B] Change frequency to voltage [C] Square slowly varying input [D] None of above Option:C 2. Which of the following is minimum error code? [A] Octal code [B] Grey code [C] Binary code [D] Excess 3 code Option:B 31. Popular application flip-flop are ? [A] Counters [B] Shift registers [C] Transfer registers [D] All of above
	Option:D

32. SR Flip flop can be converted to T-type flip-flop if?

[A] S is connected to Q [B] R is connected to Q [C] Both S and R are shortend [D] S and R are connected to Q and Q' respectively Option: D **33.** Register is a ? [A] Set of capacitor used to register input instructions in a digital computer [B] Set of paper tapes and cards put in a file [C] Temporary storage unit within the CPU having dedicated or general purpose use [**D**] Part of the auxiliary memory Option:C **34.** For which of the following flip-flop the output clearly defined for all combinations of two inputs? [A] O type flip-flop [**B**] R S type flip-flop [C] J K flip-flop [**D**] T flip-flop **Option:**C **35.** A simple flip-flop [A] is 2 bit memory [**B**] is 1 bit memory [C] is a four state device [D] has nothing to do with memory **Option:B 36.** An SR flip flop cannot accept the following input entry [A] Both input zero [B] zero at R and one at S [C] zero at S and one at R [D] Both inputs one Option:D **37.** The main difference between JK and RS flip-flop is that? [A] JK flip-flop does not need a clock pulse [B] there is feedback in JK flip-flop [C] JK flip-flop accepts both inputs as 1 [D] JK flip-flop is acronym of junction cathode multivibrator Option:C **38.** Radix of binary number system is _____? [A] 0 **[B]** 1 [C] 2 [**D**] A & B

Option:C

opnome:
39. What is the minimum number of two-input NAND gates used to perform the function of two input OR gate?
A) 2 B) 1 C) 4 D) 3
Option:D
40 . If $A \oplus B = C$, then
 A) B ⊕C = A C) A ⊕C = B B) A ⊕B ⊕C =0 D) All of these Option: A 41. How many truth tables can be made from one function table ?
A) Two B) One
C) Any numbers D) Three Option:A 42 which of the following is fastest Logic family A) TTl C) ECL B) DTL D) CMOS Option:C 43 CMOS stands for
A. Complementary metal oxide semiconductors B. Compulsory metal oxide semiconductors
C. Complementary metal oxygen semiconductors D. NONE
Answer Complementary metal oxide semiconductors
44 The digital logic family which has minimum power dissipation is
A. TTL B. RTL
C. DTL D. CMOS
Answer CMOS

4 5 .The logic 0 level of a CMOS logic device is approximately

A. 1.2 volts B. 0.4 volts

C. 5 volts	D. 0 volts	
Answer 0 volts		
46. CMOS circuits consume power		
A. Equal to TTL	B. Less than TTL	
C. Twice of TTL	D. Thrice of TTL	
Answer Less than TTL		
47. Which of the following logic fa	milies has the shortest propagation delay?	
A. CMOS	B. TTL	
C. ECL	D. 74SXX	
Answer ECL		
48. The output stage of most TTL le	ogic is	
A. To-tem pole	B. adder	
C. push-pull	D. none	
AnswerTo-tem pole		
49. The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL		
A. 2, 1, 4, 3	B. 2,4,1,3	
C. 4,2,3,1	D. 1,2,3,4	
Answer 2, 1, 4, 3		

50. If the various logic families are arranged in the ascending order of their fan-out capabilities, the sequence will be

A. TTL, DTL, ECL, MOS	B. DTL, TTL, MOS, ECL
C. MOS, DTL, TTL, ECL	D. ECL, TTL, DTL, MOS
Answer MOS, DTL, TTL, ECL	
51. Consider the following logic families & correct sequence of the logic families in the order of their increasing noise margin. 1. MOS 2. TTL 3. RTL 4. ECL	
A. 3, 4, 1, 2	B. 3, 4, 2, 1
C. 4, 3, 2, 1	D. 4, 3, 1, 2
Answer 3, 4, 1, 2	
52. Which is not a bipolar logic family?	
A. TTL	B. ECL
C. IIL	D. NMOS
Answer NMOS	
53. Which logic family dissipates the minimum p	oower?
A. DTL	
B. TTL	
C. ECL	
D. CMOS	
Answer: Option	
54.Combinational logic circuit which is used to more separate destinations is called as	send data coming from a single source to two or
A. decoder	
B. encoder	
C. multiplexer	
D. de-multiplexer	

of objective Question Answers for ICTE 2 nd Semester, Prepared by Dharma Kumari Kalakheti
Answer: Option D
55. What logic function is obtained by adding an inverter to the inputs of an AND gate?
A. OR
B. NAND
C. XOR
D. NOR
Answer: Option D
56.An OR gate has 6 inputs. How many input words are in its truth table?
A. 64
B. 32
C. 16
D. 128
Answer: Option A
57. Which of the following Boolean algebra statements represent commutative law
A. (A+B)+CA+(B+C)
B. $A.(B+C)(A.B)+(A.C)$
C. A+BB+A
D. A+AA
E. None of the above
Answer: Option C
58. A multiplexer is also known as
A. coder
B. decoder
C. data selector
D. multivibrator
E. None of the above

59. An AND gate has 7 inputs, what is the only input word that produces a 1 output?


Answer: Option C

A. 0

B. 1111

C. 1110000

11



Identify the type of gate below from the equation $X = A \oplus B = \overline{A}B + A\overline{B}$

D.NAND gate

Answer: Option C

	A.Ex-NOR gate		
	B.OR gate		
	C.Ex-OR gate		
	<u>D.</u> NAND gate		
	Answer: Option C		
65.	How is odd parity generated differently from	om even parity?	
	<u>A.</u> The first output is inverted.		
	B. The last output is inverted.		
	Answer: Option B		
	A. Propagation delay in TTL is due to slo	w switching speeds.	
	A. True	B. False	
	Answer False		
B. 1	In TTL the noise margin is between 0.8 V a	nd 0.4 V.	
1	A. True	B. False	
Ans	werTrue		
C. 0	CMOS has High speed as compared to TTL		
1	A. True	B. False	
Ans	wer False		
	When using TTL logic to drive CMOS logic reased with a pull-up resistor.	ic the high level voltage of the TTL output must b	e
A.	True	B. False	
Ans	wer True		

E.When the two logic families being interfaced have different power supplies then special circuits called level shifters or translators must be used.

A. True	B. False
Answer True	
F. The CMOS family has high	input impedance and very high power consumption.
A. True	B. False
Answer False	
G. ECL IC technology is faste	r than TTL technology
A. True	B. False
Answer True	
H. There are four different log	ic levels in TTL and CMOS: V IH, V IL, V OL, V OH
A. True	B. False
Answer True	