

ADCs are classified broadly into two groups according to their conversion technique. (a) Direct type ADCs
(b) Integraling type ADCs Direct type ADCs compare a given analog signal group includes. This group includes.
Flash (comparenter) type converter. Counter type converter to muliniba Pracking or serve converter Successive approximention type converter Integrating type ADCs perform conversion in an indirect manner by first changing the analy input signed to a linear function of time or frequency and then to a digital code. This group includes:
charge balancing ADC Dual slope ADC \* Mest commonly cised ADS are successive exproximation and the integrator type.

Successive Approximation Converter It uses very efficient code search strategy to complete n-bit conversion in just n-clock periods. An eight bit converter would require eight clock pulses to obtain a digital output. start of as on to the next hours significant beading is repraised Fig: Functional diagrein of the successive approximali The figure shows an 8-bit converter of uses a successive approximation register (SAR) to find the required value of each bit by tried and error. with the cirrival of the START command, the SAR sets the MSB d, =1 with all other bits to zero 80 that

the trial code is 10000000.
* The of of the DAC. No is now comperred with
and in cincult Va.
* If Va > Vd then 10000000 B was the
correct plinital representation. The risk is
at 'I' and the next hower significant of
made 'I' and further tested.
made i and further tested.  * It Va < Va, then 10000000 is greater than the
correct dicital representation & reset Misis To
o' and go on to the next lower significant
bit. This procedure is repeated for all
subsequent bits one at a time, until all bit
positions have been tested.
* whenever the DAG occiput crosses Va , the comparator changes state and this can be comparator changes state and this can be
comparator changes state and this can be
caken as the era of
Correct digetal Successive Approxi regesta Comparator
correct digetal successive Approxi registre comparent ofp.  Service representation of Nd at deferent stages  in the conversion.
11010100 1000000
111000000
11 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
11011000
10 10 10 10 00 part part 30
10010110 O
make the same to 11 0 1 0 1 0 1 0 1
11010100


st require eight pulses to establish the accurate output regardless of the value of the analog crout.

\* The most commonly used ADCs are successive approximation and the integrator type.

\* Successive approximation converts is feaster.

Applies > \* used in applications such as elata loggers and instrumentation where conversion speed is imp.

Oscalvant > hess accurate.



Scanned by CamScanner

	The circuit consists of a resistive divider network. At each node of the resistive divider a comparison voltage is avenilable. Since all
	resistors are of equal value, the voltage develo
	avouilable at the nodes are equally clivided between the reference voltage VR and the ground. The voltage
	Va is compared simultaneously with the
	by using common citors.
	Voltage 4p hogae of C  Va > VR  Va < VR  Va = VR  Va VR  Va VR  Va = VR  Va VR  Va = VR  Va VR
	Va >VR C=1
	Va L VR C=0 VR
	Va = Vx Previous value
	The appropriate and it to table
	Fig: Comperentor eval its truth table  Analog i/p Comperentor outputs Digital output
	Voi C7 C6 C5 C4 C3 C2 C1 B2 B1 B0
	0 \( \frac{\fin}}}}}}{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac}\frac{\frac{\frac}{\frac{\frac{\fir}{\frac{\frac{\frac{\frac{\fin}\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\f
	V8
	% VR < Va < 3 VR 0 0 0 0 0 1 1 0 1 0
	3% VR < Va < 48 VR 0 0 0 0 0 1 1
	1/8 VR < Va < 1/8 VR 0 0 0 1 1 1 1 0 0
	8 VR ~ Va < 8 VR 0 0 1 1 1 1 1 1 0 1
	18 VR L Va L 7/8 VR 0 1 1 1 1 1 1 0
11	8 VR < Va < 8/VR 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1	Fig. Comperator of s and Digital of of

comparators which is stored in latches. This 7-bit eligital signal is converted to a 3-bit output by using en decoder circuit. Here the conversion take place simultaneously so this is the firstest one.

\* An n-bit ADC requires 2-1 comparators in 2-bit ADC requires 3 comparators

3-bit ADC requires 7 comparators

3-bit ADC requires 7 comparators

Approximately doubles for each added bit.

\* Larger the value of n, then it becomes more complex.