


## Analog Circuits II

### Operational Amplifiers

An operational amplifier is a direct coupled high gain amplifier usually consisting of one or more differential amplifier and usually followed by a level translator and an output stage.

The operational amplifier is a versatile device that can be used to amplify dc as well as ac signals and was originally designed for performing mathematical operations such as addition, subtraction, multiplication and integration. Op-amp can be used for variety of other applications like active filters, oscillators, comparators, regulators etc --


### Block diagram representation of a typical Op-amp



2<sup>nd</sup> stage generally provides most of the voltage gain of the amp and also establishes the i/p resistances of op-amp. Intermediate stage is driven by the o/p of the first stage. It is a dual i/p unbalanced o/p differential amp.

A level translator is used to shift the d.c level at the o/p of intermediate stage to zero with respect to gnd (Because direct coupling is used, the d.c voltage at the o/p of intermediate stage is above gnd potential). The o/p stage increases the o/p voltage swing and raises the current supplying capability of the op-amp.

### Schematic Symbol




In the fig., for simplicity power supply and other pin connections are omitted.


A - Large signal voltage gain

### IC 741 (Op-amp)

#### Symbol.




#### Pin-Diagram





## Simplified Internal Circuit of Op-amp (MC 1435)



Dual i/p  
balanced  
op amp differential  
input amplifier

Dual i/p  
unbalanced  
op amp differential  
amplifier

Emitter  
follower


Output  
stage

## Electrical Parameters (Non-ideal characteristics)

### Input offset voltage ( $V_{io}$ )

Input offset voltage is the voltage that must be applied between the two input terminals of an op-amp to null the output force the output to zero. The input offset voltage

input offset voltage  $V_{io}$  could be +ve or -ve.  $\therefore$  absolute value is listed in the data sheet.



e 741C precision op-amp  $V_{io} = 150\mu V$

For a 741C max. value of  $V_{io}$  is 6mV.

The smaller the value of  $V_{io}$  better the input terminals

are matched.

### Input offset current ( $I_{io}$ )

The algebraic difference between <sup>the</sup> currents in to the inverting and non-inverting terminals is referred to as ip offset current  $I_{io}$ .

$$I_{io} = |I_{B1} - I_{B2}|$$

$I_{B1} \rightarrow$  current in to + terminal

$I_{B2} \rightarrow$  " in to - terminal

ip offset current for 741C is 200nA max.

As the matching between two <sup>ip</sup> terminals are improved the difference between  $I_{B1}$  and  $I_{B2}$  becomes smaller.

741C precision op-amp -  $I_{io} = 6nA$ .

### Input Bias Current ( $I_B$ )

Input bias current  $I_B$  is the avg- of the currents that flow in to the inverting and non inverting ip terminals of the op-amp.


$$I_B = \frac{I_{B1} + I_{B2}}{2}$$

For 741C  $I_B = 500nA \cdot \text{max.}$

For precision 741C  $I_B = \pm 7nA$ .

$I_{B1}$ ,  $I_{B2}$  are the base currents

of the first differential amplifier stage.



### Differential Input Resistance

Differential ip resistance  $R_{id}$  is the equivalent resistance that can be measured at



either the inverting or non inverting  $y_p$  terminal with other terminal connected to  $gnd$ .

For 741C -  $y_p R = 2M\Omega$

For FET op-amp  $R_i$  is large,  $\mu A F \xrightarrow{771} FET R_o = 10^{12} \Omega$

### Input Capacitance

$y_p$  Capacitance  $C_i$  is the equivalent capacitance that can be measured at either the inverting or non inverting terminal with other terminal connected to  $gnd$ .

- For ~~741C~~ 741C  $C_i = 1.4 pF$

### Common Mode Rejection Ratio (CMRR)

CMRR is defined as the ratio of the differential voltage gain  $A_d$  to the common mode voltage gain  $A_{cm}$ .

$$CMRR = \frac{A_d}{A_{cm}}$$

$A_d \rightarrow$  Same as the large signal voltage gain  $A$ .

$$A_d = \frac{V_o}{V_{id}}$$

$$A_{cm} = \frac{V_{ocm}}{V_{icm}}$$

$V_{ocm}$  - o/p Common mode voltage

$V_{icm}$  - i/p Common mode voltage

$A_{cm}$  is very small.

CMRR is very large - so it is expressed in  $dB$ .

For 741C - CMRR is 90 dB.

The higher the value of CMRR, the better is the matching between two i/p terminals, and smaller is the o/p common mode voltage.

For 741C - precision op-amp CMRR - 120 dB.

### Supply Voltage Rejection Ratio (SVRR)

The change in an op-amp's input offset voltage  $V_{io}$  caused by variations in supply voltage is called the supply voltage rejection ratio (SVRR).

It is also termed as power supply rejection ratio (PSRR) and power supply sensitivity (PSS).

If the change in supply voltage is  $\Delta V$  and the corresponding change in i/p offset voltage is  $\Delta V_{io}$ ,

$$SVRR = \frac{\Delta V_{io}}{\Delta V}$$

For 741C  $SVRR = 150 \mu V/V \mid 104 \text{ dB}$

Lower the value of SVRR, better the op-amp performance.

### Large Signal Voltage Gain

$$\text{Voltage gain} = \frac{\text{o/p voltage}}{\text{Differential i/p voltage}}$$

$$A_d = \frac{V_o}{V_{id}}$$

## Output Resistance ( $R_o$ )

Op resistance  $R_o$  is the equivalent resistance that can be measured between the op terminal of the op-amp and the gnd.

For 741C —  $R_o \rightarrow 75 \Omega$ .

## Slew Rate (SR)

Slew rate is defined as the maximum rate of change of op voltage per unit time. It is expressed in volts per microseconds.

$$SR = \frac{dV_o}{dt} \quad V/\mu s$$



Slew rate indicates how rapidly the  $o/p$  of an op-amp can change in response to changes in  $i/p$  frequency. The slew rate changes with change in voltage gain and is normally specified at unity gain. Slew rate of an op-amp is fixed.

The slew rate is one of the important factors in selecting the op-amp for ac applications particularly at relatively high frequencies.

For 741C slew rate  $0.5V/\mu s$  [Low value disadvantage]

LM 318  $\rightarrow$  high speed op-amp slew rate  $70V/\mu s$ .

### Gain Bandwidth Product

The gain bandwidth product (GB) is the band width of the op-amp when the voltage gain is 1.

For 741C GB is  $1MHz$ .

## The Ideal Op-amp

An ideal op-amp would exhibit the following electrical characteristics.


1. Infinite voltage gain  $A$  (Non ideal -  $2 \times 10^5$ )
2. Infinite  $i_p R$  so that almost any signal source can drive it and there is no loading of the preceding stage (~~non~~ non ideal -  $2 M\Omega$ )
3. Zero  $o/p R$ , so that the  $o/p$  can drive an infinite number of other devices. (Non ideal  $75 \Omega$ )
4. Zero  $o/p$  voltage when  $i_p$  voltage is zero (Non ideal ~~non~~)
5. Infinite B.W so that any freq. signal from 0 to  $\infty$  Hz can be amplified without attenuation. (Non ideal  $1 MHz$ )
6. Infinite CMRR so that the  $o/p$  common mode noise voltage is zero (non ideal  $90 dB$ )
7. Infinite slew rate so that  $o/p$  voltage changes



### Ideal voltage transfer curve:

o/p voltage  $V_o$  is plotted against  $V_{id}$ , keeping  $I_{bias}$  is const.

o/p  $V$  is proportional to i/p voltage only until it reaches saturation.



values for the 741C are given in Table 29.2.

**TABLE 29.2.** *Ideal and Typical Characteristics of a Monolithic Op-amp IC*

Particulars	Ideal	Typical Values For 741C
Voltage gain (open-loop)	$\infty$	$2 \times 10^5$
Output impedance	0	75 $\Omega$
Input impedance	$\infty$	2 M $\Omega$
Offset voltage	0	2 mV
Offset current	0	20 nA
Bandwidth (BW)	$\infty$	1 MHz