


3. Draw a single NAND gate in the second level, with inputs coming from outputs of first-level gates.
4. A term with a single literal requires an inverter in the first level or may be complemented and applied as an input to the second-level NAND gate.

Example 3-9: Implement the following function with NAND gates:


$$F(x, y, z) = \Sigma(0, 6)$$

$$F = x'y'z' + xyz'$$



		yz			
		00	01	11	10
x	0		0	0	0
	1	0	0	0	

$$F' = z + xy + xy'$$



3.6.2 NOR Implementation

The NOR function is the dual of the NAND function. For this reason, all procedures and rules for NOR logic are the dual of the corresponding procedures and rules developed for NAND logic.