

OS08A20MIREFB VER.A BRICK CHART TOP

Purchase Order & Specification Sheet

Board Name:	OS08A20MIREFB VER.A				
Dielectric Material:	FR4 Tg≥150°C	Board Thickness(MM):	1.2 +/-10%	Layers:	6
Surface Finished:	☐ HASL ☐ Flash Gold ■ Immersion Gold (ENIG) ☐ Gold Finger ☐ OSP ☐ ENEPIG ☐ HASL Lead Free ☐ Immersion Tin ☐ Immersion Silver ☐ Other				
Finger Chamfer:	☐ Yes Angle ☐ 20 ☐ 30 ☐ 45 ■ No				
Soldermask Colours:	☐ Green ☐ Blue ☐ Matte Green ■ Black ☐ Other				
Silkscreen Colours:	■ White ☐ Yellow ☐ Black ☐ Other				
Spell Mode:	2 X 2	Open Windows:	0		
Inspection standard:					
Compare With IPC File:	■ Yes ☐ No				
Via Technic:	■ All via (<=0.5mm) must be filled with green soldermask(except open soldermask via) ☐ By gerber ☐ All via (<=0.5mm) must be filled with Resin ☐ All via (<=0.5mm) must be filled with POFV				

Other Notes:

1. STACKING (dielectric thickness can be adjusted between +/-0mil).
2. Control Impedance (Track width can be adjusted +/-0.5mil, but don't less than 4mil.)
3. This board must be used lead-free.

LAYER STACKING
SCALE:NONE



SINGLE TRACE IMPEDANCE CONTROL

LAYER	WIDTH (mil)	IMPEDANCE (ohm)	PRECISION	REF Layer	REMARK
L1	6	50	+/-10%	L2	
L3	5.5	50	+/-10%	L2&L4	
L6	6	50	+/-10%	L5	

DIFFERENTIAL TRACE IMPEDANCE CONTROL

LAYER	WIDTH (mil)	IMPEDANCE (ohm)	PRECISION	REF Layer	REMARK
L1	4.5/5.0	100	+/-10%	L2	
L3	4.0/7.0	100	+/-10%	L2&L4	
L6	4.5/5.0	100	+/-10%	L5	

Note:If stub layer don't have above impedance track pls ignore.

ART FILM - ADB

1 2 3 4 5 6

F E D C B A

Transcribe Order & Specification Sheet

Drawing name:	A.REV B7A0SCM0A8020				
Dimension Unit(s):	mm - ISO/DOT/ANSI	Board Dimension(WxH):	L.S - JSI-\-	Layer(s):	6
Surface Finish:	HASL	ENIG	Immersion Silver	Gold Finger	OSP	Other	
	HASL Lead Free	Immersion Tin	Immersion Gold (ENIG)	Other Finger	Other		
Tight Control:	Yes	No	Yes	No	Yes	No	
Solder Mask Color(s):	Green	Blue	White (Taiyo)	Black	Other		
Silkscreen Color(s):	White	Yellow	Black	Other			
Min. Trace/Space:	5 X 5		Other Requirement:	0			
Special Notes:							
Impedance Requirement:	Yes	No					
Via Treatment:	Via Assembly(except open ring) Requirement(except open ring) Solder Mask Tenting			Via Assembly(except open ring) Requirement(except open ring) Plug Copper			
	Via Assembly(except open ring) Requirement(except open ring) Solder Mask Tenting Plug Copper						

Other Notes:

1. Material/Manufacturer/Thickness to be decided by manufacturer.
2. Impedance(single/diff) control to be within ±10% for ≥50Ω, ±5Ω for <50Ω, ±15% for ≤10Ω.
3. Impedance control trace width to be decided by manufacturer.
4. All unused layers to be kept as solid copper.

LAYER STACKING

SCALE:NONE



SINGLE TRACE IMPEDANCE CONTROL

REMARK	METAL TH	MICROSTRIP	IMPEDANCE (ohm)	WIDTH (mil)	SIGNAL
	1.4oz	JIS-\-	50	8	L1
	0.5+0.5=1.0	JIS-\-	50	5.5	L3
	0.5+0.5=1.0	JIS-\-	50	8	L5

DIFFERENTIAL TRACE IMPEDANCE CONTROL

REMARK	METAL TH	MICROSTRIP	IMPEDANCE (ohm)	WIDTH (mil)	SIGNAL
	1.4oz	JIS-\-	100	0.5+0.5=1.0	L1
	1.4oz	JIS-\-	100	0.5+0.5=1.0	L3
	1.4oz	JIS-\-	100	0.5+0.5=1.0	L5



5.50±0.1

8.0

ART FILM - ADB