

Aim:- Implementation of EX-OR and EX-NOR gates using CMOS in Cadence virtuoso

XOR- Gate:-

The Exclusive-OR gate is achieved by combining standard logic gates together. XOR gate is used extensively in error detection circuits, computational logic comparators and Arithmetic logic circuits. The EXCLUSIVE-OR gate gives an output only if two inputs are dissimilar, namely if one of them is high and the other is low (zero).



$$Y = A \oplus B$$

$$Y = A\bar{B} + \bar{A}B$$

Truth Table :-

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

XOR gate using CMOS

$$Y = \bar{A}B + A\bar{B}$$

For (.) operation.


NMOS - series.

PMOS - parallel.

For (+) operation.


NMOS - parallel.

PMOS - series.



Total no. of NMOS - 7.

Total no. of PMOS - 7.



FOR XNOR gate using CMOS?




$$Y = (A \oplus B)$$

$$Y = (\overline{AB} + AB)$$


Truth Table:

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1


XNOR using NAND gates.



X-OR using NAND gate.



XNOR using CMOS.





→ Learning Outcomes:-

* Working and functionality of Basic Logic gates.

* Usage of PMOS & NMOS as a pull-up & pull-down networks.



* Functionality and behaviour of X-OR and XNOR gates.



→ Result / observations:-



Schematics from cadence virtuoso

XOR Gate





Xnor

