


→ Aim :- Full adder using PMOS & NMOS using Cadence virtuoso.


→ Introduction :-

Full adder is the adder that adds three inputs and produces two outputs. The first two inputs are A and B and the third input is C-in. The output Carry is designated as C-out and the normal o/p is designated as S which is Sum & Carry.

Logic Designs :-



Full adder using Half adder :-



Logic Table :-

A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

Logical Expressions :-

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= C(\bar{A}\bar{B} + \bar{A}B) + C(A\bar{B} + AB)$$

$$= C(\bar{A} \oplus B) + C(A \oplus B)$$


$$\boxed{\text{Sum} = A \oplus B \oplus C}$$

$$\text{Carry} = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$



$$= AB + BC + AC$$


$$\boxed{\text{Carry} = AB + (A \oplus B)C}$$

Implementation of Fulladder using CMOS.




Schematics from the cadence:-





→ Results / observations :-



→ Learning Outcomes :-

- * we have understood that how to implement a logic with CMOS.
- * Usage of PMOS & NMOS as a pull-up and pulldown network.
- * logical behaviour of Fulladder is known.
- * Designing of Fulladder using Half adders.

Applications :-

- * used in ALU operations.
- * used in Calculators.
- * Used in Various Digital Electronics Circuits.