

Aim:- Implementation of Halfadder using CMOS in cadence virtuoso.


Introduction :-

Half Adder is a combinational Arithmetic circuit that adds two numbers and produces a sum bit and a carry bit both as output:

The addition of 2 bits is done using a combinational circuit called a half adder.

The input variables are augend and addend bits and output variables are sum & carry bits.

Logic Diagram :-




* Half adder has only two inputs and there is no provision to add a carry coming from the lower order bits when multi addition done.

Truth Table :-

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Half-adder using CMOS



$$\text{Sum} = A \oplus B \\ = \bar{A}B + B\bar{A}$$


$$\text{NMOS } \bar{S} = \bar{A}B + B\bar{A}$$

$$\bar{S} = \bar{A}B + B\bar{A}$$

NMOS pull down network

$$\bar{S} = (\bar{A} + \bar{B}) \cdot (A + B)$$

pull-up (PMOS)




$$\text{Carry} = A \cdot B$$



$$\bar{C} = \overline{A \cdot B} \rightarrow \text{pull down}$$



$$\bar{C} = \bar{A} + \bar{B} \rightarrow \text{pull up}$$

→ Half-Adder Using NAND Gates :



Schematics from the cadence:-





→ Learning Outcomes:-

- * working and functionality of Basic gates.
- * Usage of PMOS & NMOS as a pull-up and pull down Networks.
- * Half-adder using nand gates; Half adder using XOR & and gates.
- * Half-adder using PMOS & NMOS are implement in Cadence virtuoso.

Results/Observations:-

