



Aim:- NOR Gate using PMOS & NMOS using Cadence virtuoso.

### Introduction:-

A NOR gate is a logic gate that produces a high output (1) only if all its inputs are false, and low output. Hence the NOR gate is the inverse of an OR gate, and its circuit is provided by connecting an OR gate to a NOT gate.


A NOT gate followed by an OR gate makes a NOR gate.



Logic Table:-

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

## NOR gate using CMOS



## 3-Input NOR gate

Logic - Table

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0



Case 1 ( $V_A = \text{Low} \ \& \ V_B = \text{Low} \ \& \ V_C = \text{Low}$ )

$V_A = \text{Low}$  : PMOS1  $\rightarrow$  ON ; NMOS1  $\rightarrow$  OFF

$V_B = \text{Low}$  : PMOS2  $\rightarrow$  ON ; NMOS2  $\rightarrow$  OFF

$V_C = \text{Low}$  : PMOS3  $\rightarrow$  ON ; NMOS3  $\rightarrow$  OFF

There is no Discharging so  $V_{out} = \text{High}$

Case 2 ( $V_A = \text{Low} \ \& \ V_B = \text{Low} \ \& \ V_C = \text{High}$ )

$V_A \rightarrow \text{Low}$  : PMOS1  $\rightarrow$  ON ; NMOS1  $\rightarrow$  OFF

$V_C \rightarrow \text{High}$  : PMOS2  $\rightarrow$  OFF ; NMOS2  $\rightarrow$  ON

$V_B \rightarrow \text{Low}$  : PMOS3  $\rightarrow$  ON ; NMOS3  $\rightarrow$  OFF

$V_{out} = \text{Low}$

Case 3 : ( $V_A = \text{High} \ \& \ V_B = \text{Low} \ \& \ V_C = \text{Low}$ )

$V_A \rightarrow \text{High}$  : PMOS1  $\rightarrow$  OFF ; NMOS1  $\rightarrow$  ON

$V_B \rightarrow \text{Low}$  : PMOS2  $\rightarrow$  ON ; NMOS2  $\rightarrow$  OFF

$V_C \rightarrow \text{Low}$  : PMOS3  $\rightarrow$  ON ; NMOS3  $\rightarrow$  OFF

$V_{out} = \text{Low}$

Case 4 ( $V_A = \text{Low} \ \& \ V_B = \text{High} \ \& \ V_C = \text{Low}$ )

$V_A \rightarrow \text{Low}$  : PMOS1  $\rightarrow$  ON ; NMOS1  $\rightarrow$  OFF



$V_B \rightarrow \text{High}$  : PMOS2  $\rightarrow$  OFF ; NMOS2  $\rightarrow$  ON



$V_C \rightarrow \text{Low}$  : PMOS3  $\rightarrow$  ON ; NMOS3  $\rightarrow$  OFF

$V_{out} = \text{Low}$

In the similar way all the combinations are satisfied.  $V_{out} = \text{High}$  only when All the inputs are Low (0); otherwise, it is Low.

## Schematics from the cadence:-







~~date~~ / /

→ Learning Outcomes :-

- \* working and functionality of OR Gate & NOR Gate.
- \* Usage of PTHS & NTHS and its workings.
- \* functionality wave form of NOR Gate.
- \* Hands-on Experience with Cadence-Virtuoso Simulation Tool.

→ Results / observations :-

