Aim: Designing of D-flipflop using Cadence Virtuoso.

Introduction :


A circuit has two Stable states is treated as a flipflop. Flipflops and latches one examples of data stronge elements. In Sequential logical Circuits, the Plipflops is the basic storage elements. Flipflops are of 4. Types; i) Sx flipflops ii) J-x flipflops.


0 0 1 Reset


The D-Plipplop is the most impostant plipplop
from other clocked-types. It consumes that the same
time. both the inputs, i.e sier are ret equal to 1.
The Delay plip-plop is designed using a gooted.

SR-Plipplop with an immedies Connected between
the inputs Pallowing for a single Rata input D.


The single Data input, which is labelled as 'B" used in place of the "set" input and for the Complimentary "Reset" input that invertex is used.








Schematics from cadence virtuoso







) Learning Outcomes :. * we have becomed about the implementation of logic gotes in CMOS technology. & working of D-flip flops and Actuall Junctionalities in flipflops. 4 Usage of PMOS & NMOS as pull-up and pull-down networks in cros technology. * Implementation of D. Plipflop using SR Plipflop.