

Aim: Designing of D-Flipflop using Cadence Virtuoso.

Introduction:

A circuit has two stable states is treated as a flipflop. Flipflops and latches are examples of data storage elements. In Sequential logical circuits, the flipflops is the basic storage elements. Flipflops are

of 4-Types: i) SR flipflops ii) J-K flipflops  
iii) D-Flipflop iv) T-Flipflops.


The D-Flipflop is the most important flipflop from other clocked-types. It ensures that the same time, both the inputs, i.e. S & R are <sup>not</sup> equal to 1.

The Delay flip-flop is designed using a gated SR-Flipflop with an inverter connected between the inputs allowing for a single data input D.

The single data input, which is labeled as 'D' used in place of the "set" input and for the Complimentary "Reset" input that inverter is used.




→ Circuit Diagram :-



→ Truth Table :-

CLK	D	Q	$\bar{Q}$	
↓	X	Q	$\bar{Q}$	Memory no change
↑	0	0	1	Reset
↑	1	1	0	Set


→ Block Diagram :-







→ CMOS Designing

i) NAND gate designing.




ii) Inverter Designing.








→ D-FlipFlop using SR FlipFlop Block Diagram




→ Result / observations:-



## Schematics from cadence virtuoso





12009993-sandeep



### → Learning Outcomes :-

- \* we have learned about the implementation of logic gates in CMOS technology.
- \* working of D-flip flops and Actual functionalities in flipflops.
- \* Usage of PMOS & NMOS as pull-up and pull-down networks in CMOS technology.
- \* Implementation of D-flip flop using SR flipflop.