

RTL CHALLENGE


DAY – 14 :- Today I Practiced Some problems.

Website used:- HDL BITS

Problem Statements:-

You are given a module `add16` that performs a 16-bit addition. Instantiate two of them to create a 32-bit adder. One `add16` module computes the lower 16 bits of the addition result, while the second `add16` module computes the upper 16 bits of the result, after receiving the carry-out from the first adder. Your 32-bit adder does not need to handle carry-in (assume 0) or carry-out (ignored), but the internal modules need to in order to function correctly.

```
module add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum,  
output cout );
```



RTL CHALLENGE

Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module(  
2     input [31:0] a,  
3     input [31:0] b,  
4     output [31:0] sum  
5 );  
6     wire w1;  
7     add16 a1 (.a(a[15:0]), .b(b[15:0]), .cin(1'b0), .sum(sum[15:0]), .cout(w1));  
8     add16 a2 (.a(a[31:16]), .b(b[31:16]), .cin(w1), .sum(sum[31:16]));  
9  
10 endmodule  
11
```

Submit

Submit (new window)


Status: Success!

You have solved 6 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

32-bit adder



RTL CHALLENGE

Problem Statement:-

Build an AND gate using both an assign statement and a combinational always block. (Since assign statements and combinational always blocks function identically, there is no way to enforce that you're using both methods. But you're here for practice, right?...)

Write your solution here

[Load a previous submission] ▾

Load

```
1 // synthesis verilog_input_version verilog_2001
2 module top_module(
3     input a,
4     input b,
5     output wire out_assign,
6     output reg out_alwaysblock
7 );
8     assign out_assign = a&b;
9     always @(*)
10         out_alwaysblock = a&b;
11 endmodule
12
```

Submit

Submit (new window)


Status: Success!

You have solved 7 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The 'Mismatch' trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

AND gate



RTL CHALLENGE

Problem Statement:-

Build an XOR gate three ways, using an assign statement, a combinational always block, and a clocked always block. Note that the clocked always block produces a different circuit from the other two: There is a flip-flop so the output is delayed.

Write your solution here

[Load a previous submission] ▾

Load

```
1 // synthesis verilog_input_version verilog_2001
2 module top_module(
3     input clk,
4     input a,
5     input b,
6     output wire out_assign,
7     output reg out_always_comb,
8     output reg out_always_ff );
9     assign out_assign = a^b;
10    always@(*)
11        out_always_comb = a^b;
12    always@(posedge clk)
13        out_always_ff = a^b;
14
15 endmodule
16
```

Submit

Submit (new window)


Status: Success!

You have solved 8 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

XOR gate



RTL CHALLENGE


Problem Statement:-

An if statement usually creates a 2-to-1 multiplexer, selecting one input if the condition is true, and the other input if the condition is false.

```
always @(*) begin
    if (condition) begin
        out = x
    end
    else begin
        out = y;
    end
end
```

This is equivalent to using a continuous assignment with a conditional operator:

assign out = (condition) ? x : y;



Build a 2-to-1 mux that chooses between a and b.

Choose b if *both* sel_b1 and sel_b2 are true. Otherwise, choose a. Do the same twice, once using assign statements and once using a procedural if statement.

sel_b1	sel_b2	out_assign out_always
0	0	a
0	1	a
1	0	a
1	1	b

RTL CHALLENGE

Write your solution here

[Load a previous submission]

```
1 // synthesis verilog_input_version verilog_2001
2 module top_module(
3     input a,
4     input b,
5     input sel_b1,
6     input sel_b2,
7     output wire out_assign,
8     output reg out_always );
9     assign out_assign = (sel_b1 && sel_b2)?b:a;
10    always@(*)
11        begin
12            if(sel_b1==1&& sel_b2 ==1)
13                begin
14                    out_always = b;
15                end
16            else
17                begin
18                    out_always = a;
19                end
20            end
21        end
22    endmodule
23
24
```


PP

Status: Success!

You have solved 9 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).



RTL CHALLENGE

Problem Statement:-

The following code contains incorrect behaviour that creates a latch. Fix the bugs so that you will shut off the computer only if it's really overheated, and stop driving if you've arrived at your destination or you need to refuel.

This is the circuit described by the code, not the circuit you want to build.

```
always @(*) begin
```

```
    if (cpu_overheated)
```

```
        shut_off_computer = 1;
```


```
end
```

```
always @(*) begin
```

```
    if (~arrived)
```

```
        keep_driving = ~gas_tank_empty;
```

```
end
```



RTL CHALLENGE

Write your solution here

[Load a previous submission] ▾

Load

```
1 // synthesis verilog_input_version verilog_2001
2 module top_module (
3     input    cpu_overheated,
4     output reg shut_off_computer,
5     input    arrived,
6     input    gas_tank_empty,
7     output reg keep_driving ); //
8
9     always @(*) begin
10         if (cpu_overheated)
11             shut_off_computer = 1;
12         else
13             shut_off_computer = 0;
14     end
15
16     always @(*) begin
17         if (~arrived)
18             keep_driving = ~gas_tank_empty;
19         else
20             keep_driving = 0;
21     end
22
23 endmodule
24
```

Submit

Submit (new window)

Status: Success!

You have solved 10 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

