Department of Electronic and Telecommunication Engineering Faculty of Engineering

University of Moratuwa




EN4021 - Advanced Digital Systems


SIMD Processor

200064C	H.M.S.D.Bandara
200179Н	A.G.D.Gamidu
200310E	K.A.W.T Kodithuwakku
200134R	R.M.R.H Dissanayaka

Project Architecture




Block design



Fetch Unit

The fetch unit includes an AXI-LITE slave interface, an AXI-STREAM slave interface, and an AXI-STREAM master interface. The AXI-LITE slave interface connects directly to the master interface of the Zynq PS and is responsible for transferring control signals, such as the height and width of input matrices, to the PL side. Meanwhile, the two AXI-STREAM interfaces are linked to the DMA, facilitating data transfer from DDR to the PL side and vice versa.




Instruction set Architecture


Instruction	Address (8-bit)							OP	COL	DE (4	-bit)	
NOOP									0	0	0	0
ADD									0	0	0	1
SUB									0	0	1	0
MUL									0	0	1	1
DOTP									0	1	0	0
STORE_TEMP_S1									0	1	0	1
STORE_TEMP_S2									0	1	1	0
STORE_RESULT									0	1	1	1
STOP									1	0	0	0
FETCH_A									1	0	0	1
FETCH_B									1	0	1	0


Instruction	Clock cycle
NOOP	1
ADD	3
SUB	3
MUL	4
DOTP	4
STORE_TEMP_S1	3
STORE_TEMP_S2	4
STORE_RESULT	4
STOP	2
FETCH_A	3
FETCH_B	3

SIMD Processor Architecture



Schematic






Algorithm

Addition

1	2	3	4
5	6	7	8
9	10	11	12
13	14	15	16


17	18	19	20
21	22	23	24
25	26	27	28
29	30	31	32



Multiplication


1	2	3	4
5	6	7	8
9	10	11	12
13	14	15	16

17	18	19	20
21	22	23	24
25	26	27	28
29	30	31	32



1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	32
33	34	35	36	37	38	39	40
41	42	43	44	45	46	47	48
49	50	51	52	53	54	55	56
57	58	59	60	61	62	63	64

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	32
33	34	35	36	37	38	39	40
41	42	43	44	45	46	47	48
49	50	51	52	53	54	55	56
57	58	59	60	61	62	63	64



Compiler

compiler is implemented to generate the necessary instructions


```
NOP
FETCH_A Ø
FETCH_B Ø
DOT
FETCH_A 1
FETCH_B 1
DOT
STORE_TMP_F
FETCH_A 0
FETCH_B 2
DOT
FETCH_A 1
FETCH_B 3
DOT
STORE_TMP_F
FETCH A 0
FETCH_B 4
DOT
FETCH_A 1
FETCH_B 5
DOT
STORE_TMP_F
FETCH A 0
FETCH_B 6
```

Assembly form

Binary Form

Simulation

Addition done




Matrix A			
Tride De la			
1	2	3	4
5	6	7	8
9	10	11	12
13	14	15	16
17	18	19	20
21	22	23	24
25	26	27	28
29	30	31	32
33	34	35	36
37	38	39	40
41	42	43	44
45	46	47	48
49	50	51	52
53	54	55	56
57	58	59	60
61	62	63	64

Matrix B			
1	2	3	4
5	6	7	8
9	10	11	12
13	14	15	16
17	18	19	20
21	22	23	24
25	26	27	28
29	30	31	32
33	34	35	36
37	38	39	40
41	42	43	44
45	46	47	48
49	50	51	52
53	54	55	56
57	58	59	60
61	62	63	64

00000020000004000000600000008 0000000a0000000c0000000e00000010 00000012000000140000001600000018 0000001a0000001c0000001e00000020 00000022000000240000002600000028 0000002a0000002c0000002e00000030 00000032000000340000003600000038 0000003a0000003c0000003e00000040 00000042000000440000004600000048 0000004a0000004c0000004e00000050 00000052000000540000005600000058 0000005a0000005c0000005e00000060 00000062000000640000006600000068 0000006a0000006c0000006e00000070 00000072000000740000007600000078 0000007a0000007c0000007e00000080


Multiplication




Matrix									Matrix							
Α									В							
1	2	3	4	5	6	7	8		1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16		9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24		17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	32		25	26	27	28	29	30	31	32
33	34	35	36	37	38	39	40		33	34	35	36	37	38	39	40
41	42	43	44	45	46	47	48		41	42	43	44	45	46	47	48
49	50	51	52	53	54	55	56		49	50	51	52	53	54	55	56
57	58	59	60	61	62	63	64		57	58	59	60	61	62	63	64

Normal A					transpose B		
1	2	3	4	1	9	17	25
5	6	7	8	33	41	49	57
9	10	11	12	2	10	18	26
13	14	15	16	34	42	50	58
17	18	19	20	3	11	19	27
21	22	23	24	35	43	51	59
25	26	27	28	4	12	20	28
29	30	31	32	36	44	52	60
33	34	35	36	5	13	21	29
37	38	39	40	37	45	53	61
41	42	43	44	6	14	22	30
45	46	47	48	38	46	54	62
49	50	51	52	7	15	23	31
53	54	55	56	39	47	55	63
57	58	59	60	8	16	24	32
61	62	63	64	40	48	56	64

00000564 00000588 000005ac 000005d0 000005f4 00000618 0000063c 00000660




Processor with BRAM



Implementation (Timing, Power and resource utilization)

	Hold		Pulse Width	
1.109 ns	Worst Hold Slack (WHS):	0.011 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
30191	Total Number of Endpoints:	30175	Total Number of Endpoints:	12494
(0.000 ns	Worst Hold Slack (WHS): 0.000 ns Total Hold Slack (THS): Number of Failing Endpoints:	Worst Hold Slack (WHS): 0.011 ns 0.000 ns Total Hold Slack (THS): 0.000 ns Number of Failing Endpoints: 0	1.109 ns Worst Hold Slack (WHS): 0.011 ns Worst Pulse Width Slack (WPWS): 0.000 ns Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): 0 Number of Failing Endpoints: 0 Number of Failing Endpoints:

Resource	Utilization	Available	Utilization %		
LUT	6687	17600	37.99		
LUTRAM	1191	6000	19.85		
FF	10185	35200	28.93		
BRAM	23.50	60	39.17		
DSP	15	80	18.75		



Clock frequency

Q ₹ ♦ Clock Summary			
Name	Waveform	Period (ns)	Frequency (MHz)
clk_fpga_0	{0.000 5.000}	10.000	100.000

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.765 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 45.4°C

Thermal Margin: 39.6°C (3.4 W)

Ambient Temperature: 25.0 °C


Effective vJA: 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Medium

Launch Power Constraint Advisor to find and fix

invalid switching activity



Q Intra-Clock Paths Edges Failing Endpoints Total Endpoints Edges WHS THS Failing Endpoints Total Endpoints WPWS Clock (ns) (ns) (WHS) (ns) (ns) 29042 rise - rise 0.011 0.000 29042 rise - rise 1.109 0.000 3.750 dbg_hub/inst/BSCANID.u_xsdbm_id/ rise - rise 25.910 0.000 928 rise - rise 0.089 0.000 928 15.250

Q Inter-Clock Paths

From Clock	To Clock	Edges (WNS)	WNS (ns)	TNS (ns)	Failing Endpoints (TNS)	Total Endpoints (TNS)	Edges (WHS)	WHS (ns)	THS (ns)	Failing Endpoints (THS)
dbg_hub/inst/BSCANID.u_xsdbm_id/	clk_fpga_0	rise - rise	31.724	0.000	0	8				
clk_fpga_0	dbg_hub/inst/BSCANID.u_xsdbm_id/	rise - rise	8.621	0.000	0	8				