

---

# Design of Digital Circuits

## Arithmetic Logic Unit - ALU

Yew Heng Ngoh  
Vulcu Horia - Rares  
Michiliia Gureva  
Sandeep Kumar  
Stephen Nnamani

---


# 1. Adders

- 1.1) Half adder
- 1.2) Half adder to implement full adder
- 1.3) Full adder to implement Carry-Rippler adder

---

### 1.1. Implement a half adder:


- a) Design the circuit as a block diagram:



This is used for the purpose of adding two single bit numbers.

It contains 2 inputs (A and B) and 2 outputs (sum and carry).

b) Implement the circuit in Logisim:



Implemented using 1 XOR gate and 1 AND gate



c) Test the circuit by using Test-Vector:

The screenshot shows a software window titled "Test Vector ...". The menu bar includes File, Edit, Project, Simulate, FPGA, Window, Help, and Test Vector ... . The main area displays a table of test vectors with the following data:

Status	A	B	CARRY	SUM
pass	0	0	0	0
pass	0	1	0	1
pass	1	0	0	1
pass	1	1	1	0


Below the table are five buttons: Load Vector, Run, Stop, Reset, and Close Window. The "Load Vector" button is highlighted with a blue border.

Passed: 4 Failed: 0

Status	A	B	CARRY	SUM
pass	0	0	0	0
pass	0	1	0	1
pass	1	0	0	1
pass	1	1	1	0

Load Vector    Run    Stop    Reset    Close Window

d) Provide meaningful chronogram to visualize the behavior of the circuit:




Truth table, K-map and resulting Boolean expressions for the sum S and the carry output bit:

Truth table:

Inputs		Outputs	
A	B	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


For S:



$$S = AB' + A'B'$$

$$S = A + B$$


For C:



$$C = A \cdot B$$


1.2. Use the half adder to implement a full adder:

- a) Design the circuit as a block diagram:




The full adder has three input states (A, B, Cin) and two output states (Sum and Cout)

b) Implement the circuit in Logisim:



A full adder can be implemented using two half adders and one OR gate


c) Test the circuit by using Test-Vector:



The screenshot shows a software window titled "Test Vector Full\_Adder of DDC\_Adders". The menu bar includes File, Edit, Project, Simulate, FPGA, Window, Help, and the current tab "Test Vector". Below the menu is a status bar showing "Passed: 8 Failed: 0". The main area contains a table with 8 rows of test vectors. The columns are labeled Status, A, B, Cin, SUM, and Cout.

Status	A	B	Cin	SUM	Cout
pass	0	0	0	0	0
pass	0	0	1	1	0
pass	0	1	0	1	0
pass	0	1	1	0	1
pass	1	0	0	1	0
pass	1	0	1	0	1
pass	1	1	0	0	1
pass	1	1	1	1	1

d) Provide meaningful chronogram to visualize the behavior of the circuit:



Truth table, K-map and resulting Boolean expressions for the sum S and the carry output bit:

Truth table

Inputs			Outputs	
A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Truth table, K-map and resulting Boolean expressions for the sum S and the carry output bit:

A	$\bar{B}C_{in}$	$B\bar{C}_{in}$	$\bar{B}\bar{C}_{in}$	$BC_{in}$	$B\bar{C}_{in}$
$\bar{A}$		(1)		(1)	
A	(1)		(1)		

For sum S:


$$S = (\bar{A}\bar{B}C_{in}) + (\bar{A}B\bar{C}_{in}) + (A\bar{B}C_{in}) + (AB\bar{C}_{in})$$
$$S = C_{in}(\bar{A}\bar{B} + AB) + \bar{C}_{in}(\bar{A}B + A\bar{B})$$
$$S = C_{in}(\bar{A}\bar{B} + A\bar{B}) + \bar{C}_{in}(\bar{A}B + A\bar{B})$$
$$S = C_{in} + (\bar{A}\bar{B} + A\bar{B})$$
$$S = C_{in} + A + B$$

Truth table, K-map and resulting Boolean expressions for the sum S and the carry output bit:




1.3. Use the full adder to implement a Carry-Ripple adder:

- a) Design the circuit as a block diagram:



b) Implement the circuit in Logisim:



---


## 2. Arithmetic Unit

- 2.1) B-input-logic component for 1 bit
- 2.2) 1-bit B-input-logic to construct an n-bit version of it ( $n=4$ )
- 2.3) Implement the arithmetic unit for 1 bit.
- 2.4) 1-bit arithmetic unit to construct an n-bit version of it.


## 2.1 B-input-logic component for 1 bit

---

Design the circuit as a block diagram



## 2.1 B-input-logic component for 1 bit



Implement the circuit in Logisim

# 2.1 B-input-logic component for 1 bit




Test Vectors + Timing Diagram

Test Vector input\_logic\_1bit of B\_inputlogic

Passed: 8 Failed: 0

Status	B_in	S0	S1	B_out
pass	0	0	0	0
pass	0	0	1	1
pass	0	1	0	0
pass	0	1	1	1
pass	1	0	0	0
pass	1	0	1	0
pass	1	1	0	1
pass	1	1	1	1


Load Vector    Run    Stop    **Reset**    Close Window



## 2.1 B-input-logic component for 1 bit

Truth table and K-Map

B-in	S <sub>0</sub>	S <sub>1</sub>	B-out
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




$$(\overline{B_{in}} \times S_1) + (B_{in} \times S_0)$$

## 2.2) 1-bit B-input-logic to construct an n-bit version of it (n=4)

---


Design the circuit as a block diagram



## 2.2) 1-bit B-input-logic to construct an n-bit version of it (n=4)




Implement the circuit in Logisim



## 2.2) 1-bit B-input-logic to construct an n-bit version of it (n=4)

Timing Diagram



## 2.2) 1-bit B-input-logic to construct an n-bit version of it (n=4)



Test the circuit using Test-Vectors


64/64 Passed

Test Vector implement of B_inputlogic										
Status	S0	S1	B0	B1	B2	B3	Y0	Y1	Y2	Y3
pass	0	0	0	0	0	0	0	0	0	0
pass	0	0	0	0	0	1	0	0	0	0
pass	0	0	0	0	1	0	0	0	0	0
pass	0	0	0	0	1	1	0	0	0	0
pass	0	0	0	1	0	0	0	0	0	0
pass	0	0	0	1	0	0	0	0	0	0
pass	0	0	0	1	0	1	0	0	0	0
pass	0	0	0	1	1	0	0	0	0	0
pass	0	0	0	1	1	1	0	0	0	0
pass	0	0	0	1	1	1	1	0	0	0
pass	0	0	0	1	1	1	1	1	0	0
pass	0	0	0	1	1	1	1	1	1	0
pass	0	0	0	1	1	1	1	1	1	1
pass	0	0	1	0	0	0	0	0	0	0
pass	0	0	1	0	0	1	0	0	0	0
pass	0	0	1	0	0	1	1	0	0	0
pass	0	0	1	0	0	1	1	1	0	0
pass	0	0	1	0	0	1	1	1	1	0
pass	0	0	1	0	0	1	1	1	1	1
pass	0	0	1	0	1	0	0	0	0	0
pass	0	0	1	0	1	0	0	1	0	0
pass	0	0	1	0	1	0	0	1	1	0
pass	0	0	1	0	1	0	0	1	1	1
pass	0	0	1	0	1	1	0	0	0	0
pass	0	0	1	0	1	1	0	1	0	0
pass	0	0	1	0	1	1	0	1	1	0
pass	0	0	1	0	1	1	1	0	0	0
pass	0	0	1	0	1	1	1	1	0	0
pass	0	0	1	0	1	1	1	1	1	0
pass	0	0	1	0	1	1	1	1	1	1
pass	0	1	0	0	0	0	1	1	1	1
pass	0	1	0	0	0	1	0	0	0	0
pass	0	1	0	0	0	1	0	1	1	1
pass	0	1	0	0	0	1	1	0	0	0
pass	0	1	0	0	0	1	1	1	0	0
pass	0	1	0	0	0	1	1	1	1	0
pass	0	1	0	0	0	1	1	1	1	1
pass	0	1	0	0	1	0	0	0	0	0
pass	0	1	0	0	1	0	0	1	0	0
pass	0	1	0	0	1	0	0	1	1	0
pass	0	1	0	0	1	0	0	1	1	1
pass	0	1	0	0	1	1	0	0	0	0
pass	0	1	0	0	1	1	0	1	0	0
pass	0	1	0	0	1	1	0	1	1	0
pass	0	1	0	0	1	1	1	0	0	0
pass	0	1	0	0	1	1	1	1	0	0
pass	0	1	0	0	1	1	1	1	1	0
pass	0	1	0	0	1	1	1	1	1	1
pass	0	1	0	1	0	0	0	0	0	0
pass	0	1	0	1	0	0	0	1	0	0
pass	0	1	0	1	0	0	0	1	1	0
pass	0	1	0	1	0	0	0	1	1	1
pass	0	1	0	1	0	1	0	0	0	0
pass	0	1	0	1	0	1	0	1	0	0
pass	0	1	0	1	0	1	0	1	1	0
pass	0	1	0	1	0	1	1	0	0	0
pass	0	1	0	1	0	1	1	1	0	0
pass	0	1	0	1	0	1	1	1	1	0
pass	0	1	0	1	0	1	1	1	1	1
pass	0	1	1	0	0	0	1	0	0	0
pass	0	1	1	0	0	1	0	0	1	0
pass	0	1	1	0	0	1	0	1	0	0
pass	0	1	1	0	0	1	0	1	1	0
pass	0	1	1	0	0	1	1	0	0	0
pass	0	1	1	0	0	1	1	1	0	0
pass	0	1	1	0	0	1	1	1	1	0
pass	0	1	1	0	0	1	1	1	1	1
pass	0	1	1	0	1	0	0	0	0	0
pass	0	1	1	0	1	0	0	1	0	0
pass	0	1	1	0	1	0	0	1	1	0
pass	0	1	1	0	1	0	0	1	1	1
pass	0	1	1	0	1	1	0	0	0	0
pass	0	1	1	0	1	1	0	1	0	0
pass	0	1	1	0	1	1	0	1	1	0
pass	0	1	1	0	1	1	1	0	0	0
pass	0	1	1	0	1	1	1	1	0	0
pass	0	1	1	0	1	1	1	1	1	0
pass	0	1	1	0	1	1	1	1	1	1
pass	0	1	1	1	0	0	1	0	0	0
pass	0	1	1	1	0	0	1	0	1	0
pass	0	1	1	1	0	0	1	0	1	1
pass	0	1	1	1	0	0	1	1	0	0
pass	0	1	1	1	0	0	1	1	1	0
pass	0	1	1	1	0	0	1	1	1	1
pass	0	1	1	1	1	0	0	0	0	0
pass	0	1	1	1	1	0	0	1	0	0
pass	0	1	1	1	1	0	0	1	1	0
pass	0	1	1	1	1	0	0	1	1	1
pass	0	1	1	1	1	1	0	0	0	0
pass	0	1	1	1	1	1	0	1	0	0
pass	0	1	1	1	1	1	0	1	1	0
pass	0	1	1	1	1	1	1	0	0	0
pass	0	1	1	1	1	1	1	1	0	0
pass	0	1	1	1	1	1	1	1	1	0
pass	0	1	1	1	1	1	1	1	1	1
pass	1	0	0	0	0	0	0	0	0	0
pass	1	0	0	0	0	1	0	1	0	1
pass	1	0	0	0	1	0	0	1	0	0
pass	1	0	0	0	1	0	0	1	1	0
pass	1	0	0	0	1	0	1	0	0	0
pass	1	0	0	0	1	0	1	0	1	0
pass	1	0	0	0	1	0	1	1	0	0
pass	1	0	0	0	1	1	0	0	0	0
pass	1	0	0	0	1	1	0	1	0	0
pass	1	0	0	0	1	1	0	1	1	0
pass	1	0	0	0	1	1	1	0	0	0
pass	1	0	0	0	1	1	1	1	0	0
pass	1	0	0	0	1	1	1	1	1	0
pass	1	0	0	1	0	0	0	0	0	0
pass	1	0	0	1	0	0	0	1	0	0
pass	1	0	0	1	0	0	0	1	1	0
pass	1	0	0	1	0	0	1	0	0	0
pass	1	0	0	1	0	0	1	1	0	0
pass	1	0	0	1	0	0	1	1	1	0
pass	1	0	0	1	0	1	0	0	0	0
pass	1	0	0	1	0	1	0	1	0	0
pass	1	0	0	1	0	1	0	1	1	0
pass	1	0	0	1	0	1	1	0	0	0
pass	1	0	0	1	0	1	1	1	0	0
pass	1	0	0	1	0	1	1	1	1	0
pass	1	0	0	1	1	0	0	0	0	0
pass	1	0	0	1	1	0	0	1	0	0
pass	1	0	0	1	1	0	0	1	1	0
pass	1	0	0	1	1	0	1	0	0	0
pass	1	0	0	1	1	0	1	0	1	0
pass	1	0	0	1	1	0	1	1	0	0
pass	1	0	0	1	1	0	1	1	1	0
pass	1	0	0	1	1	1	0	0	0	0
pass	1	0	0	1	1	1	0	1	0	0
pass	1	0	0	1	1	1	0	1	1	0
pass	1	0	0	1	1	1	1	0	0	0
pass	1	0	0	1	1	1	1	1	0	0
pass	1	0	0	1	1	1	1	1	1	0
pass	1	0	0	1	1	1	1	1	1	1
pass	1	1	0	0	0	0	1	1	1	1
pass	1	1	0	0	0	1	0	1	1	1
pass	1	1	0	0	1	0	0	1	1	1
pass	1	1	0	0	1	0	1	0	1	1
pass	1	1	0	0	1	0	1	1	0	1
pass	1	1	0	0	1	1	0	0	1	1
pass	1	1	0	0	1	1	0	1	0	1
pass	1	1	0	0	1	1	0	1	1	0
pass	1	1	0	0	1	1	1	0	0	1
pass	1	1	0	0	1	1	1	0	1	0
pass	1	1	0	0	1	1	1	1	0	0
pass	1	1	0	0	1	1	1	1	1	0
pass	1	1	0	1	0	0	1	1	1	1
pass	1	1	0	1	0	0	1	1	1	1
pass	1	1	0	1	0	1	0	1	1	1
pass	1	1	0	1	0	1	0	1	1	1
pass	1	1	0	1	0	1	1	0	1	1
pass	1	1	0	1	0	1	1	1	0	1
pass	1	1	0	1	0	1	1	1	1	0
pass	1	1	0	1	1	0	0	1	1	1
pass	1	1	0	1	1	0	0	1	1	1
pass	1	1	0	1	1	0	1	0	1	1
pass	1	1	0	1	1	0	1	1	0	1
pass	1	1	0	1	1	0	1	1	1	0
pass	1	1	0	1	1	1	0	0	1	1
pass	1	1	0	1	1	1	0	1	0	1
pass	1	1	0	1	1	1	0	1	1	0
pass	1	1	0	1	1	1	1	0	0	1
pass	1	1	0	1	1	1	1	1	0	0
pass	1	1	0	1	1	1	1	1	1	0
pass	1	1	0	1	1	1	1	1	1	1
pass	1	1	1	0	0	0	1	1	1	1
pass	1	1	1	0	0	1	0	1	1	1
pass	1	1								

## 2.3) Implement the arithmetic unit for 1 bit.

---


Design the circuit as a block diagram



## 2.3) Implement the arithmetic unit for 1 bit.

---

Implement the circuit in Logisim



## 2.3) Implement the arithmetic unit for 1 bit.



Test Vector

C_in	A	B	S0	S1	C_out	SUM
0	0	0	0	0	0	0
0	0	0	0	1	0	1
0	0	0	1	0	0	0
0	0	0	1	1	0	1
0	0	1	0	0	0	0
0	0	1	0	1	0	1
0	0	1	1	0	0	0
0	0	1	1	1	0	1
0	0	1	0	0	0	0
0	0	1	0	1	0	0
0	0	1	1	0	0	1
0	0	1	1	1	0	1
0	1	0	0	0	0	1
0	1	0	0	1	1	0
0	1	0	1	0	0	1
0	1	0	1	1	0	0
0	1	1	0	0	0	1
0	1	1	0	1	1	0
0	1	1	1	0	0	1
0	1	1	1	1	1	0
1	0	0	0	0	0	1
1	0	0	0	1	1	0
1	0	0	1	0	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	0	1	0	1	1	0
1	0	1	1	0	0	1
1	0	1	1	1	1	0
1	1	0	0	0	1	0
1	1	0	0	1	0	1
1	1	0	1	0	0	1
1	1	0	1	1	1	0
1	1	1	0	0	1	1
1	1	1	0	1	0	1
1	1	1	1	0	1	1
1	1	1	1	1	1	1

Test Vector arithmetic_unit_1bit of DDC_Project							
Passed: 32 Failed: 0							
Status	C.in	A	B	S0	S1	C.out	SUM
pass	0	0	0	0	0	0	0
pass	0	0	0	0	1	0	1
pass	0	0	0	1	0	0	0
pass	0	0	0	1	1	0	1
pass	0	0	1	0	0	0	0
pass	0	0	1	0	1	0	0
pass	0	0	1	1	0	0	1
pass	0	0	1	1	1	0	1
pass	0	1	0	0	0	0	0
pass	0	1	0	0	1	1	0
pass	0	1	0	1	0	0	1
pass	0	1	0	1	1	1	0
pass	0	1	1	0	0	0	1
pass	0	1	1	0	1	1	0
pass	0	1	1	1	0	1	0
pass	0	1	1	1	1	1	0
pass	1	0	0	0	0	0	0
pass	1	0	0	0	1	1	0
pass	1	0	0	1	0	0	1
pass	1	0	0	1	1	1	0
pass	1	0	1	0	0	0	1
pass	1	0	1	0	1	1	0
pass	1	0	1	1	0	0	1
pass	1	0	1	1	1	1	0
pass	1	1	0	0	0	0	1
pass	1	1	0	0	1	1	0
pass	1	1	0	1	0	0	1
pass	1	1	0	1	1	1	0
pass	1	1	1	0	0	1	1
pass	1	1	1	0	1	0	1
pass	1	1	1	1	0	1	1
pass	1	1	1	1	1	1	1

Load Vector

Run

Stop


Reset

Close Window

## 2.3) Implement the arithmetic unit for 1 bit.




Time Diagram



## 2.4) 1-bit B-input-logic to construct a 4-bit version of it


Design the circuit as a block diagram



## 2.4) 1-bit B-input-logic to construct a 4-bit version of it



Implement the circuit in Logisim



## **2.4) 1-bit B-input-logic to construct a 4-bit version of it**

# Test Vector


2048/2048 Passed

---


### **3. Logical Unit**

- 3.1) Implement logical unit for 1-bit
- 3.2) Use the 1-bit logical unit to construct an n-bit version of it.

## 3.1: Logic Unit 1-bit Block Diagram



# 3.1:1-bit Logic Unit



# 3.1:1-Bit Logic Unit Test Vector

A	B	S1	S2	A-AND-B	A-OR-B	A-XOR-B	NOT-A
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	1
0	1	0	0	0	0	0	0
0	1	1	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	0	0	1
0	1	1	1	0	0	0	0
1	1	0	0	1	0	0	0
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	0
1	1	0	1	0	1	0	0
1	0	0	0	0	0	0	0
1	0	1	0	0	1	0	0
1	0	0	1	0	0	0	1
1	0	1	1	0	0	0	0

File Edit FPGA Window Help Test Vector Logical\_circuit\_1bit of Logical\_Circuit

Passed: 16 Failed: 0

Status	A	B	S1	S2	A_AND_B	A_OR_B	A_XOR_B	NOT_A
pass	0	0	0	0	0	0	0	0
pass	0	0	0	1	0	0	0	0
pass	0	0	1	0	0	0	0	0
pass	0	0	1	1	0	0	0	1
pass	0	1	0	0	0	0	0	0
pass	0	1	1	0	0	0	0	1
pass	0	1	0	1	0	1	0	0
pass	0	1	1	1	0	0	0	1
pass	1	1	0	0	1	0	0	0
pass	1	1	1	0	0	0	0	0
pass	1	1	1	1	0	0	0	0
pass	1	1	0	1	0	0	1	0
pass	1	1	1	0	0	0	0	0
pass	1	0	0	0	0	0	0	0
pass	1	0	1	0	0	0	0	1

Load Vector


Run

Stop


Reset

Close Window


## **3.2:Chronograms for 1-bit Logic unit**




## 3.2:n-bit Logic Unit :Block Diagram



## 3.2:n-bit Logic Unit



# 3-2:Chronograms for n-bit logic unit



---


## 4. Multiplexing

Implement a 2:1 multiplexer. Provide truth table, K-map and the resulting Boolean expressions for output of the multiplexer.

## 4. Multiplexing

---


Design a block diagram



## 4. Multiplexing


---

Implement the circuit in Logisim



# 4. Multiplexing

Truth Table + K-Map




The truth Table of 2:1 mux

Serial # S/N	Input 1 A	Input 2 B	Selector S	Output Y
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	1	1

# 4. Multiplexing

Timing Diagram




---


## 5. ALU

- 5.1) Implement the ALU for 1-bit.
- 5.2) Use the 1-bit ALU to construct an n-bit version of it.

# ALU - Block diagram (1 bit)



# ALU - Logisim (1 bit)




# ALU - Test vectors (1 bit)

Passed: 64 Failed: 0


Status	C_in	SEL	S1	S0	A	B	G	C_out
pass	1	0	1	1	0	1	0	1
pass	1	0	1	1	1	0	1	1
pass	1	0	1	1	1	1	1	1
pass	1	1	0	0	0	0	0	0
pass	1	1	0	0	0	1	0	0
pass	1	1	0	0	1	0	0	1
pass	1	1	0	0	1	1	1	1
pass	1	1	0	1	0	0	0	0
pass	1	1	0	1	0	1	1	1
pass	1	1	0	1	1	0	1	1
pass	1	1	0	1	1	1	1	1
pass	1	1	1	0	0	0	0	1
pass	1	1	1	0	0	1	1	0
pass	1	1	1	0	1	0	1	1
pass	1	1	1	0	1	1	0	1
pass	1	1	1	1	0	0	1	1
pass	1	1	1	1	1	0	0	1
pass	1	1	1	1	1	1	0	1

Load Vector Run Stop Reset Close Window


# ALU - Chronogram (1 bit)



## ALU - Chronogram (1 bit)



# ALU - Block diagram (4 bits)



# ALU - Logisim (4 bits)

