Design of Digital Circuits Sequential Circuits

•••

Michiliia Gureva

Sandeep Kumar

Stephen Nnamani

Vulcu Horia - Rares

Yew Heng Ngoh


Overview


- 1. D-Flip-Flop
- 2. JK-Flip-Flop
- 3. Sequence Detector
- 4. Shift Register
- 5. Serial Adder

1. D-Flip-Flop

Synchronous SR- Latch to D-flip-flop:


The SR-Latch is in Active High, which means irrespective of the clock cycle if Q was once High it will remain will remain high until the reset R input goes high.






Positive Edge Triggered D-flip-flop with Synchronous reset:

- A D flip-flop with synchronous reset, the reset signal is synchronized with the clock signal.
- The flip-flop only resets when both the clock signal and the reset are high at the same time.




Chronogram for D-Flip-Flop:

The initial Error is due to the recursive Q and not_Q which were connected to the internal Signal-loop.I overcame this by just putting toggling the clock my low to high.




2. JK-Flip-Flop



| Signal Name | Signal Value | 0 ns | 20.0 µs | 40.0 µs | 60.0 µs | 80.0 µs | 100.0 µ.s | 120.0 µs | 140.0 µs | 160.0 μs | 180.0 µs | 200.0 µs | 220.0 µs | 340. <mark>344999 n.</mark> |
|-------------|--------------|---------|---------|-----------|---------|-------------|-----------|----------|----------|----------|----------|----------|-----------|-----------------------------|
| CLK | 1 | 1 0 1 0 | 1 0 1 | 0 1 0 1 0 | 1 0 1 0 | 1 0 1 | 0 1 0 1 0 | 0 1 0 1 | 0 1 0 1 | 0 1 0 1 | 0 1 0 1 | 0 1 0 1 | 0 1 0 1 0 | 1 |
| □ J | 1 | 0 | 1 | 0 | | 16 16 16 16 | | | | | | 0 | 1 | |
| ■ K | 0 | 0 | | | 1 | 0 | li . | | | | 0 | | | |
| LED(106 | 1 | 0 | | 1 | 0 | | | 1 | 0 1 | 0 1 | 0 1 | | | |
| • LED(106 | 0 | 1 | | 0 | 1 | | | 0 | 1 0 | 1 0 | √1 \0 | | | |

3. Sequence Detector

1. Finite state Machine state Diagram:



Mealy Machine Sequence 1: 00;01;11 Sequence 2: 00;11

2.State encoding:


A = 00


B = 01

C = 10

3. State transition table & optimized input equations:


| ndex | | Input | (| Curren | t state | | Z | | |
|------|----|-------|-------|--------|---------|-------|----|------|--------|
| i | Xo | X1 | State | Q1 | Q0 | State | Qn | Qn+1 | Output |
| 0 | 0 | 0 | Α | 0 | 0 | В | 0 | 1 | 0 |
| 1 | 0 | 1 | Α | 0 | 0 | Α | 0 | 0 | 0 |
| 2 | 1 | 0 | Α | 0 | 0 | Α | 0 | 0 | 0 |
| 3 | 1 | 1 | Α | 0 | 0 | Α | 0 | 0 | 0 |
| 4 | 0 | 0 | В | 0 | 1 | В | 0 | 1 | 0 |
| 5 | 0 | 1 | В | 0 | 1 | С | 1 | 0 | 0 |
| 6 | 1 | 0 | В | 0 | 1 | Α | 0 | 0 | 0 |
| 7 | 1 | 1 | В | 0 | 1 | Α | 0 | 0 | 1 |
| 8 | 0 | 0 | С | 1 | 0 | В | 0 | 1 | 0 |
| 9 | 0 | 1 | С | 1 | 0 | Α | 0 | 0 | 0 |
| 10 | 1 | 0 | С | 1 | 0 | Α | 0 | 0 | 0 |
| 11 | 1 | 1 | С | 1 | 0 | Α | 0 | 0 | 1 |
| 12 | 0 | 0 | D | 1 | 1 | X | X | X | × |
| 13 | 0 | 1 | D | 1 | 1 | X | X | X | Х |
| 14 | 1 | 0 | D | 1 | 1 | X | X | X | X |
| 15 | 1 | 1 | D | 1 | 1 | X | X | X | X |






X: \$ 12113, 14,15 2 9,90 00 01 11 00 2=(xxg) 5 FN 6 01

4. circuit in Logisim:




5.Chronogram




4. Shift Register

3 to 1 Multiplexer




4. Shift Register

1-bit Shift Register




4. Shift Register

4-bit Shift register



5. Serial Adder

Pen & paper test



| Tick 0 | Tick 1 | Tick 2 | Tick 3 | Tick 4 | Tick 5 | Tick 6 | Tick 7 | Tick 8 | Tick 9 | Tick 10 | Tick 11 |
|--------|-------------------|---|---|---|---|--|--|--|--|--|--|
| 0000 | 0000 | 0000 | 0000 | 0000 | 1000 | 1100 | 0110 | 0011 | 0001 | 0000 | 0000 |
| 0000 | 1000 | 1100 | 0110 | 0011 | 1001 | 0100 | 1010 | 0101 | 0010 | 0001 | 0000 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | - |
| | 0000 0000 0 | 0000 0000 0000 1000 0 0 | 0000 0000 0000 0000 1000 1100 0 0 0 0 0 0 | 0000 0000 0000 0000 0000 1000 1100 0110 0 0 0 0 0 0 0 0 | 0000 0000 0000 0000 0000 0000 1000 1100 0110 0011 0 0 0 0 0 0 0 0 0 1 | 0000 0000 0000 0000 1000 0000 1000 1100 0110 0011 1001 0 0 0 0 0 0 0 0 0 0 0 1 1 1 | 0000 0000 0000 0000 1000 1100 0000 1000 1100 0110 0011 1001 0100 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 | 0000 0000 0000 0000 1000 1100 0110 0000 1000 1100 0110 0011 1001 0100 1010 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 | 0000 0000 0000 0000 1000 1100 0110 0011 0000 1000 1100 0110 0011 1001 0100 1010 0101 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 | 0000 0000 0000 0000 1000 1100 0110 0011 0001 0000 1000 1100 0110 0011 1001 0100 1010 0101 0010 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 | 0000 0000 0000 0000 1000 1100 0110 0011 0001 0000 0000 1000 1100 0110 0011 1001 0100 1010 0101 0001 0001 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 |

5. Serial Adder

