OnDevice Deep Learning Inference

Compiled by

Dr. Narasinga Rao Miniskar, Ph.D.

Samsung R&D Institute India, Bangalore


SAMSUNG

Contents

- 01 <u>Motivation</u>
- 02 Challenges
- Model Selection & Optimizations
- **104** Acceleration on Computing Platforms
- 05 Frameworks
- 06 Hands-on

Introduction: Deep Neural Networks






- Computation complexity: Convolution layers
- No. of operations: 600MOps to 40 Gops
- Heap memory requirement: ~10 500 MB

Motivation (1/2)




Deep Learning Inference on Cloud

N/W issuesData Costs



- Privacy issues
- Lagging issues
- Huge data transfers








- Huge power consumption
- Maintenance issues
- Limited number of services

DL solutions for Vision problems have stringent real-time constraints

Motivation (2/2)





Challenges for Deep Learning Inference on Device



















~0.4-1.8 TFlops Memory Bandwidth: ~6-98 Gigabytes







Float Operations




Power: ~100 Watts

- * GPU is reserved for rendering needs
- * Inference on Multi-Core ARM Neon CPUs

Challenges (Complex Topology Vs Operations)





of layers: ~20 - 500


- Sequential dependency of layers
- Single-input and single output Topology
- **Example DNNs: AlexNet, VGG**

0.2MB

- Single-input and Multi-output
- Multi-input and Single-output
- Multi-input and Multi-output
- **Example DNNs: GoogLeNet, etc.**
- Impact feature map buffer memory

Challenges (Memory)






Challenges (Computation)




- S9 provides ~80k DMIPS of CPU computation -> 2.4GOps in 30ms
- VGG-16 (~16GOps) -> 200ms/frame (Ideally) -> Reality (~800ms/frame)
- Mobilenet (~600MOps) -> 7.5ms/frame (Ideally) -> Reality (~45ms/frame)
- Challenges
 - Bandwidth restrictions
 (CPU -> I/DCache -> AXI -> DRAM)
 - Unavoidable cache misses



Challenges (Processing Time & Power Consumption)




Samsung 201



- Processing time on Nvidia TX1: 10-220 ms / image
- Power consumption on Nvidia TX1: ~15 W / image


DNN Model Selection (Accuracy / Operations)

- Number of operations depends on input feature map size
- Future trend:
 - Operations: < ~100s MOps
 - Model parameters: < 5M
 - Accuracy: > 70% (Image classification)



DNN Memory Optimization





Edge Start Relative Offset in Memory

E1 0

E2 0x5000

E3 0


... ...

E6 0x2000

DNN Memory Optimization



3.5x to 26x memory reduction compared to Caffe/TensorFlow




Narasinga R M, et.al. SRIB, "Optimal SDRAM Buffer Allocator for Efficient Reuse of Layer IO in CNNs Inference Framework", ISCAS 2018


DNN Model optimizations (Redundancy Elimination)

SAMSUNG


Eliminates redundant operations

- Results for ResNet-50
 - Operations reduction : ~23%
 - Memory accesses reduction: ~7%






Example: Convolution 1x1 Stride 2 movement to prior layer




Acceleration: Convolution using BLAS/GEMM





Acceleration: Input processing Exploration






Acceleration: Input processing Exploration



Depth-wise Vs Planar Exploration




DNN Inference in Fixed Point Arithmetic




What is Fixed Point Arithmetic?

Doing floating point computations using integer datatypes



Convolution Example in floating point

Scale input and kernel by 100 to convert to integers




Convolution in fixed point

Floating Point Vs Fixed Point




Why Fixed Point arithmetic ?



- Which one to select for DNNs?
 - DNNs do not need 32-bit floating point precision especially for inference
 - State of the art methods achieve comparable accuracy using even binary precision
 - Lesser precision leads to reduced memory accesses which is the major performance bottleneck in DNNs

Acceleration: Data reuse and Loop Unrolling Exploration 2018




```
Convolution layer Reuse Possibilities
```

```
int ** out = output[co];
int ** in = input[ci];
int ** wt = weight[co][ci];
for( int i=0; i<2; i++) {
  for( int j=0; j<2; j++) {
     out[ho][wo] += wt[i][i] * in[hi+i][wi+i];
                 Loop Unrolling
int ** out = output[co];
int ** in = input[ci];
int ** wt = weight[co][ci];
out[ho][wo] += wt[0][0] * in[hi][wi];
out[ho][wo] += wt[0][1] * in[hi][wi+1];
out[ho][wo] += wt[1][0] * in[hi+1][wi];
out[ho][wo] += wt[1][1] * in[hi+1][wi+1];
```

Acceleration: Data reuse and Loop Unrolling Explorations 2018


Data Reuse and Loop Unrolling Exploration (Example 5x5 Convolutions)



Sirish K P, et.al. SRIB, "An Intelligent Bandwidth Manager for CNN Applications on Embedded Devices", ICIP 2018

Acceleration: Thread Exploration





Example Convolution Layers of different state of the art networks

DNN Major Players & Frameworks



Products













Object Classification, Recognition, Detection, Deep Compression, Artistic Style, SR,

Fashion, Food AI, Saliency, Selfie-Out-focus













SDK

Solutions













Frameworks











DNN Libraries














Hardware

CEVA NeuPro Qualcomm HVX+CPU+GPU Cadence C5 Intel Myraid-X Nvidia TX1/TX2

Google TPU Fujitsu Post-K

Android DNN Framework (TFLite)





- Lightweight solution for mobile & embedded devices
- Enables on-device machines learning inference
- Supports hardware acceleration through NNAPI
- **Low latency:** Optimized kernels, pre-fused activations, 8-bit quantization
- Small binary size
- Optimized interpreter
 - Static graph ordering, custom memory allocator
 - Minimum load, initialization and execution latency

Android App

Java API

C++ API

Interpreter Kernels

Android Neural
Networks API

A convenience wrapper around the C++ API

Loads the TfLite Model File and invokes the Interpreter

Executes the model using a set of kernels. It supports selective kernel loading; 100KB & 300KB without/with kernels

Interpreter will use the Android NN API for hardware acceleration, or default to CPU execution if none are available

©Google Inc.

References



- [Ningning 2018] ShuffleNet V2: Practical Guidelines for Efficient CNN Architecture Design
- [Mark 2018] MobileNetV2: Inverted Residuals and Linear Bottlenecks
- [MTCNN] https://arxiv.org/abs/1604.02878
- [Lavin 2015] Fast Algorithms for Convolutional Neural Networks
- [Miniskar2012] Function Inlining and Loop Unrolling for Loop Acceleration in Reconfigurable Processors
- [Peemen2013] Memory-Centric Accelerator Design for Convolutional Neural Networks
- [Zeng2018] A Framework for Generating High Throughput CNN Implementations on FPGAs
- [Fu 2018] Towards Fast and Energy-Efficient Binarized Neural Network Inference on FPGA


Thank You

Face Detection

Android Demo Application

Samsung R&D Institute India, Bangalore

SAMSUNG



K Zhang, et.al., Joint Face Detection and Alignment using Multi-task Cascaded Convolutional Networks, 2016

Input layer


N × 100% ■ 5:48 PM

Samsung MTCNN



Running PNet

Conv layers: 5 FC layers: 0 Parameters: 6830 operations: 25k



Used to obtain candidate windows


Returns multiple bounding boxes with higher probability of containing a face

Conv layers: 5

FC layers: 0

Parameters: 6830

Operations: 25,000 approx




RNet

Input layer

N × ≥ 100% ■ 5:48 PM

Samsung MTCNN





Rejects a large number of false candidates got from P Net

 Output is a highly refined set of bounding boxes that have a very high probability of containing a face




Conv layers: 8

FC layers: 3

Parameters: 31,970

Operations: 500,000 approx



Input layer

N ≥ 100% 5:49 PM

Samsung MTCNN



time 106ms fps 9.433962

Running **PRONet**

Conv layers: 12 FC layers: 7 Parameters: 120898 operations: 3530k



Similar to R Net, but aims to describe the face in more detail

Outputs five facial landmarks' positions in each of the bounding boxes



Convolution

PReLu

Conv layers: 12

FC layers: 7

Parameters: 120,898

operations: 3,530,000 approx

Convolution Exploration


Hands-on and Android Demo Application

Samsung R&D Institute India, Bangalore

SAMSUNG

Acceleration: Input Data Reuse








Not Optimal!!


Needs partial output Stores and Loads



Output Channels (N)

Acceleration: Output Data Reuse






Input Channels (3)

Not Optimal!!


Needs multiple input, kernel loads




Output Channels (N)

Acceleration: Weight Data Reuse









Acceleration: Adaptive Data Reuse





Kernels (Nx3xKxK)




Optimal Reuse


- Adaptive Reuse Scheme
- Based on the layer characteristics, processor architecture

Convolution Operation









Thank You

SAMSUNG