C5S

Section	Title	Page	
01.0	Design Introduction		
1.01	Cover Page	1	
1.02	Block Diagram	2	
02.0	Cyclone V EP5CSXFC6DF31		
02.01	BANK3 & BANK4	3	
02.02	BANK5 & BANK6	4	
02.03	BANK7 & BANK8	5	
02.04	Clock & GND	6	
02.05	Transceiver	7	
02.06	Power & Config	8	
03.0	JTAG		
03.01	USB Blaster II	9	
03.02	JTAG Chain	10	
04.0	Expansion Port		
04.01	HSMC	11	
05.0	Memory		
05.01	DDR3L SDRAM For FPGA	13	
05.02	DDR3L SDRAM For HPS	14	

Section	Title	Page
06.0	Memory 2	
06.01	QSPI FLASH For FPGA	15
06.02	QSPI FLASH For HPS	16
07.0	LCD & Temp sensor & IRM	
07.01	LCD & Temp sensor & IRM	17
08.0	VGA & Audio	
08.01	VGA ADV7123	18
08.02	Audio SSM2603	19
09.0	FPGA & HPS IO	
09.01	LED & BUTTON & SWITCH For FPGA	20
09.02	LED & BUTTON & SWITCH For HPS	21
10.0	USB & SD CARD & UART	
10.01	UART TO USB & SD CARD	22
10.02	ULPI PHY USB3300	23
11.0	TSE PHY	
11.01	TSE PHY KSZ9021RN	24
12.0	LTC Connector & G Sensor	
12.01	LTC Connector & G Sensor	25

Section	Title	Page
13.0	System Power	
13.01	9V & 5V	26
13.02	1.1V & 1.2V	27
13.03	3.3V & 2.5V	28
13.04	1.5V	29
13.05	HSMC_VCCIO	30

Capyright (e) 2013 by Terasic Technologies Inc. Talwan. All algebre searved. No part of the schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.						
Title C5S Board						
Size B	Document Number Cover Page				Rev A	
Date:	Tuesday, May 07, 2013 Sher	et 1	of	30		

5 4 3

























































