C5S

Title	Page
Design Introduction	
Cover Page	1
Block Diagram	2
Cyclone V EP5CSXFC6DF31	
BANK3 & BANK4	3
BANK5 & BANK6	4
BANK7 & BANK8	5
Clock & GND	6
Transceiver	7
Power & Config	8
JTAG	
USB Blaster II	9
JTAG Chain	10
Expansion Port	
HSMC	11
Memory	
DDR3L SDRAM For FPGA	13
DDR3L SDRAM For HPS	14
	Design Introduction Cover Page Block Diagram Cyclone V EP5CSXFC6DF31 BANK3 & BANK4 BANK5 & BANK6 BANK7 & BANK8 Clock & GND Transceiver Power & Config JTAG USB Blaster II JTAG Chain Expansion Port HSMC Memory DDR3L SDRAM For FPGA

Section	Title	Page	
06.0	Memory 2		
06.01	QSPI FLASH For FPGA	15	
06.02	QSPI FLASH For HPS	16	
07.0	LCD & Temp sensor & IRM		
07.01	LCD & Temp sensor & IRM	17	
08.0	VGA & Audio		
08.01	VGA ADV7123	18	
08.02	Audio SSM2603	19	
09.0	FPGA & HPS IO		
09.01	LED & BUTTON & SWITCH For FPGA	20	
09.02	LED & BUTTON & SWITCH For HPS	21	
10.0	USB & SD CARD & UART		
10.01	UART TO USB & SD CARD	22	
10.02	ULPI PHY USB3300	23	
11.0	TSE PHY		
11.01	TSE PHY KSZ9021RN	24	
12.0	LTC Connector & Gensor		
12.01	LTC Connector & Gensor	25	

Section	Title	Page
13.0	System Power	
13.01	9V & 5V	26
13.02	1.1V & 1.2V	27
13.03	3.3V & 2.5V	28
13.04	1.5V	29
13.05	HSMC_VCCIO	30

tera	Cappright (c) 2013 by Terasic Technologies Inc. Talwan. All sights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.									
Title	050.0									
	C5S Board									
Size	Document Number					Rev				
В	Cover Page					A				
Date:	Wednesday, April 24, 2013	Sheet	1	of	30					
		1								

5

























































