

# University of Maryland Baltimore County Department of Computer Science and Electrical Engineering

## CMSC 611-101 Advanced Computer Architecture

### Midterm Exam


Wednesday 10/28/09

Time allowed: 75 minutes

Student's Name:

Sandipan Dey

Grade:



Question 1: [15 minutes]

Question 2. 1

Consider adding a new index addressing mode to MIPS. The addressing mode adds two registers

Consider adding a new index addressing mode address. Our compiler will be about Consider adding a new index get the effective address. Our compiler will be changed so that the and an 11-bit signed offset to get the effective address. Our compiler will be changed so that the following two code sequences will be replaced as indicated:

Use the instruction frequencies shown in the following table.

Instruction	load	store	add	sub	mul	compare	load imm	cond branch	jump	call	return	shift	and	or	other
								11.5%							


- A) Assume that the addressing mode can be used for 10% of the displacement loads and stores (accounting for both the frequency of this type of address calculation and the shorter offset). What is the ratio of instruction count on the enhanced MIPS compared to the original MIPS?
- B) If the new addressing mode lengthens the clock cycle by 5%, which machine will be faster and by how much?

Answer:

Midtern

Answer:

Cold = 1 - 05



CPI not affected


Consider executing the following code on MIPS processor that uses a scoreboard with the FP

functional units shown below. (F6/34(R2) L.D F2) 45(R3) L.D MUL.D F0 F2 F4

DSUB.D (F8, F6, F2 F10, F0, F6 DIV.D

DADD.D.F6,F87F2 Assume the execution times indicated in the following table:

Operation	Cycles in EX stage
Load	1
Add	2
Multiply	10
Divide	40



A) How many cycles would the above code take to execute? (You need to have a table showing the cycle number at which each instruction enters the various stages).

B) Assume that we have added forwarding logic to the scoreboard. Repeat part (A) to

capture the effect of th	is added feature	ogic to the scoreboard. A		
Answer:	e RAW haga	rds (data defend	Doneber): \2,3 1,4 1,5,	
Instruction Status	Ta/A W	d Contidependency) (5,	y un poult	
ID 5 2 X Issue R	rad Operand	Execution Compl	4	
LD F 34 R2 1	2	3	8	
LD F2 45 R3 5	6	7	20	
MULD FO F2 F4 6	9	19	12	187
DSUB.D F8 F6 F2 7	9	11	a.	5
DIV. D FIO FO F6 8	. 01	44	12 (B) WA	(2)
DADD.D FR FO F2 13	21	16	1	
	14	[6	will be issued since who	Crowns
□ 1-4 1st L.D issue/rea  5 @ Bod L.D issue/rea	d/exec/write,	no other instru	Cons.	simit)
5 Bad L.D issued	, ,		- A sheek wri	des
6 MULT.D. issuped	1 h continu	4	of on 2nd load, white	
7 MULT. D can't n	1 2 200	dator- lependem	of unit, no structural he	
8 result of at G	clas Sulai	cued	ate unit, no structural he and real operands	man)
Total .	1	· wirenes (sep	It real open	
9-12 1 NA 12 2 CMSC6	Islan Administra	SUB D MUL Fall 201	gard - 1 FP Add unit	)
com't b	Advanced Com	sweet has	zard > 1	
	usue 13	true	100	

### Answer:

唐

itt Lin	Listruction Status		a a at and	Execution Comp	Write
		155 We	Kead Operation	3	T
L-D.	F6 34 R2 F2 45 R3	5	6	7	19
MUIT.D	FO F2 F9	6	8	10	11
DSUB.D DIV-D	F8 F6 F2 F10 F0 F6	8	19 900	59	60
	P6 F8 F2	12	13	15	20
				/	

Staff Staff ID Ex MITTE



The following is the MIPS code for the so-called SAXPY loop, which is the central operation in the following is the MIPS code for the so-called SAXPY loop, which is the central operation in the following is the MIPS code for the so-called SAXPY loop, which is the central operation in the following is the MIPS code for the so-called SAXPY loop, which is the central operation in the following is the MIPS code for the so-called SAXPY loop, which is the central operation in the following is the MIPS code for the so-called SAXPY loop, which is the central operation in the following is the MIPS code for the so-called SAXPY loop, which is the central operation in the following is the MIPS code for the so-called SAXPY loop.


wing is the Miles coal implements the vector operation  $Y = a \cdot X + Y$ :


essian elin	ination.	F2, 0(R1)	multiply a by X(i)		
foo:	L.D MULT.D L.D DADD.D S.D ADDIU ADDIU SLTIU BEQZ	F4, F2, F0 F6, O(R2), F6, F4, F6 O(R2), F6 R1, R1, #8 R2, R2, #8 R3, R1, done R3, foo	; load Y(i) ; add a * X(i) + Y(i) ; store Y(i) ; increment X index ; increment Y index ; test if done ; loop if not done		


Assume that the contemporary 5 stages pipeline with integer ALU operations completed in one cycle. Control hazards require stalling the pipeline with branch condition evaluated and new address calculated in the ID stage. Assume that the results are fully bypassed. There are; one FP adder capable of performing addition and subtraction, and one FP multiplier unit for multiplication and division. Both the FP adder and multiplier are fully pipelined and take 4 clock cycles to perform their designated FP operation.

- A) Show the stall cycles for each instruction and what clock cycle each instruction begins execution (i.e., enters its first EX cycle) on the first iteration of the loop.
- B) Unroll the SAXPY loop to make four copies of the body and schedule it. When unwinding, you should reorder the code to maximize performance. You should show where stall cycles are needed (unavoidable despite your optimization).

#### Answer:







F2, 0(R1) foo : 1.D. F8, 8 (RI) L.D. F14, 16 (R1) L. D. F20, 24 (R1) L. D. MULT.D. Fy, F2, FO MULT. D Fo, Fo, Fo MULT. D F16, F14, Fo MULT. D F22, F20, F0 L.D. F6, 0(R2) L.D. F12,8(R2) L. D. F18, 16(R2) L. D. F24, 24(R2) DADDD F6, F4, F6 Assuming # time, DADD.D F12, F10, F12 the loop DADDD F18, F16, F18 executes is DADDID F24, F22, F24 multiple of 0(R2), F6 S.D. 4. S.D. 8(R2), F12 16 (R2), F18 S.D. S.D. 24 (R2), F24 ADDIU RI, RI, #32 ADDIU R. R. #39 R3, R1, done R2, R2, #32 A DDIU BE 92 R3, 300 S.D. -8 (R2), F24

Stall cycles are not needed

Midterm