## Digital design, summary, week 1

·ASIC - Application specific integrated circuits

· Cannot change

· All the way from behaviorial description to physical layour


Expensive & time consuming fabrication.

High performance, low cost in high volumes

## FPGA-Field programmable gate arrays

· Greneric - support different hardware designs · Behavorial description > Bitstream > hooded to FPGA

· Bought off the shelf · how Levelopment cost



- · VHDL Design styles
  - · Dataflow Boolean Functions, parallell
  - · Structural Components & interconnects
  - · Behavorial More like softmare, sequential

· Bodean algebra

- · X + X · Y = X + A
- \* Associative: (X.Y) -(Z)=(X).(X-Z)
- · Distributive: X · (4+2) = X.4+X.2

· For 5 variables - do the

· Commutative: X+4= +X

- · De Morgan \*
  - · AND -OR <=> NAND NAND
  - · OR-AND (=) NOR-NOR
- · Minterm all variables appear once, product term. A.B.C
- · Maxterm sum term instead. (A+B+Z)
- · Canonical Form all terms are miterms / all are maxterms
- · F = [ minterms = M(svms) maxtems, F = M minterms = Emax
- · Karnworh diagram
  - · For simplification
  - · 1's minterms S.P
  - · O's maxterms-Pos

All possible:

100,01,11,10, CD)

F = AC + A.C + B.C + A.B + A.B. D + B.C.D

Simplest: F= B.C + A.Z+A.B.D, for example

## · Definition of terms

· A function f covers a function g if f=1 when g=1

Implicant - Aproduce of variables for which 5= 1

· Prime implicant - An implicant that can't be covered by a more general expression

Essential prime implicant - A prime implicant that includes a mintern which is not included by

any other prime implicant.

Edges obesn't line up exactly in simulation because it takes time for gaves to change its output.

· Delay - Nr. of gates in a row

· Tradeoffs: · More area for lower delay

· Higher delay for lower power

· Critical path - Longest path from input to output

· Ripple courry adder - several full adders

· A-B = A+Bzk. Invertial bits and add one.

· Carry select adder - keep se cond part of m. in two versions (Civ = 0 and Civ = 1)

· Carry look - whead adders

· A carry can either be generated or propagate though · Generated if A = 1 & B = 1.  $g_i = a_i \cdot b_i$ 

Propagates if either A or B= 1 => Pi = ai @bi

(IN im = gi + Pi · Civi, Si = Pi & Coni = (ai.bi) & Coni

· Gives us logarithmic time complexity

## · Chalmers accumulator processor-ChAcc

- \* Accumulator Keeps result of most recent operation \* Simple but slow ~2-4 clock cycles per instruction
- · Operates on 8-bit data
- Datapath where data flow
  - · Used / modified
    - Read/writter from/to memory
    - · Memory, registers, ALU
- · Controller synchronizes processors components and orchestrates operations
- Communications bus Transfers data
- · Horvard architecture separate memory for instructions and data. 8-bit addresses.
- · 4-bit op code and 8-bit argument · Controller breaks destapath into five stages
  - Fetch, decide, decode\*, execute, memory
- Instructions doesn't pass through all stages · Controller is a finite state machine