# Lab report

Digital Design (EDA322)

 $Writing\ Guidelines$ 

 $Group \ TUE\_PM\_8$ 

Niklas Gustafsson

Oskar Lundström

January 24, 2017

# Contents

1	Intr	roduction	1
<b>2</b>	Method		1
	2.1	Arithmetic and Logic Unit (ALU)	1
	2.2	Top-level Design	3
	2.3	Controller	3
	2.4	Processor's Testbench	3
	2.5	ChAcc on Nexys 3 board (Optional)	3
	2.6	Performance, Area and Power Analysis (Optional)	4
3	S Analysis		4
A	A Appendix		5

#### 1 Introduction

(max: 1 page)

This part will introduce the reader to the report.

At the beginning, describe what the purpose of this lab report is. Then describe briefly what each section discusses and finally summarize the most important conclusions.

#### 2 Method

#### 2.1 Arithmetic and Logic Unit (ALU)

(max: 2 pages)

When we built our ALU we started with constructing the most basic component, the full-adder. We started with deriving the boolean expressions for a full adder. We did this by minimizing the boolean expression for the sum and the carry out signal using a Karnaugh diagram. We came to the conclusion that a full adder should be built like described in the picture below.




Figure 1: A full-adder.

#### \* PICTURE OF A FULL ADDER \*

You can also build a full adder using two half adders and some extra logic. This can be done by constructing the circuit below.

#### \* INSERT PICTURE OF FULL ADDER FROM TWO HALF ADDERS\*

We created an eight bit ripple carry adder (RCA) by connecting eight full adders together according to the diagram below. The RCA was used in our original design but later we replaced it with a carry lookahead adder (CLA) which we designed according to the optional task.

#### \* INSERT PICTURE OF RCA \*

The ALU includes a comparator unit which is used to check whether the operands are equal or not. There are two ways to implement this comparator, by using structural or dataflow VHDL. We decided to do the dataflow implementation because we thought it was easier. In order to check whether the operands are not equal in a dataflow manner we XOR'ed the operands bitwise and checked if the result was zero. This became the NEQ (not equal) out signal. The EQ (equal) out signal was simply an inversion of this. If we were to do this in structural VHDL we would create a component which cheked if two certain bits were not equal. We would then have to create eight such components and or the results with each other. If the result would be zero they wouldn't be equal. This result would've been the NEQ out signal and an inversion of this would be the EQ signal.

Our ALU supports subtraction between the operands. The operation A minus B is performed by converting B to it's 2-compliment and then adding it with A. In order to get the 2-compliment representation for B we invert all the bits of B and set the carry in signal to one. In order for this to be possible we added eight XOR gates (one for each bit in B). The input to these XOR gates are the respective bits of B and the SUB signal. The SUB signal is one when the operation signal is set to subtraction. The SUB signal is also connected to the carry in signal, I.E the carry in is set to one whenever we subtract according to above.

#### \* PICTURE OF LOGIC \*

#### Findings and observations

One thing that we learned was that in VHDL the entity names in a project have to be unique for all references to work properly.

We also learnt why the critical path for an n-bit RCA is 2n + 1 gates. For every full adder the carry-out depth depends on the inputs (3 gates deep) and the carry-in (2+previous depth). The depth is the maximum of these. For the first the depth becomes 3, for the second 5 and so on. In other words, for the first adder the inputs are the fartherest away, but for the following it is the carry-in instead.

Describe what you did in lab 2 and what you have learnt. In addition, discuss your findings and observations during this lab. Summarize your answers to the questions in the lab PM and present the block diagrams that you have drawn. Furthermore, describe how your ALU performs subtraction using an adder. Remember to always explain your design choices and mention any assumptions. Finally, make use of figures and tables.

#### 2.2 Top-level Design

(max: 2 pages)

Describe what you did in lab 3. In addition, describe how you implemented the bus using the mux and any extra logic or the tri-state buffers. Describe briefly how you implemented the storage elements that are used by the ChAcc processor. Show one snapshot of the simulation waveform where you write something to a memory location and then read from it. Remember to always explain your design choices and mention any assumptions. Finally, make use of figures and tables.

#### 2.3 Controller

(max: 2 pages)

Describe what you did in lab4. More specifically, show the *Finite-state machine* (FSM) of the controller by presenting the diagram you drew. Which design decisions did you make and why? Also include few waveforms, where you show that the controller runs correctly for some particular instructions using the provided testbench. Remember to always explain your design choices and mention any assumptions. Finally, make use of figures and tables.

#### 2.4 Processor's Testbench

(max: 2 pages)

Describe what you did in lab5. More specifically, describe how you made the testbench to verify that your processor design was functionally correct. For example, you can specify how you generated inputs to the processor during the testing, how you were reading the expected outputs and how you compare the expected outputs with the actual outputs. Also mention if your processor design was working correctly from the beginning and if not describe how you backtrack the bugs. Remember to always explain your design choices and mention any assumptions. Finally, make use of figures and tables.

#### 2.5 ChAcc on Nexys 3 board (Optional)

(max: 2 pages)

Describe how you verified the correctness of your FPGA implementation. Note that the code that is executed on the implementation is the same code used for testing in Lab 5. You should compare sequences of values on various signals observed on the seven-segment displays to values seen in Modelsim simulation of the design. Please include in the report the sequence of program counter (PC) and display register values you observed during a successful execution on the FPGA.

### 2.6 Performance, Area and Power Analysis (Optional)

(max: 2 pages)

To be announced in the Lab7PM.

## 3 Analysis

(max: 1 page)

Summarize your results after performing all the labs (2, 3, 4 and 5).

Mention and discuss interesting findings and observations, as well as difficulties in completing some of the tasks of the four last labs.

After looking at your results, draw conclusions and describe briefly the learning outcome, that is what have you learnt by performing these labs?

## A Appendix

(max: 4 pages)

In the appendix, you can include extra figures or tables that don't fit in the main body of the lab report.