Table B-1. Exception Vector Assignments for the M68000 Family

| Vector Number(s) | Vector Offset (Hex) | Assignment |
|----------------------|------------------------|---|
| 0 | 000 | Reset Initial Interrupt Stack Pointer |
| 1 | 004 | Reset Initial Program Counter |
| 2 | 800 | Access Fault |
| 3 | 00C | Address Error |
| 4 | 010 | Illegal Instruction |
| 5 | 014 | Integer Divide by Zero |
| 6 | 018 | CHK, CHK2 Instruction |
| 7 | 01C | FTRAPcc, TRAPcc, TRAPV Instructions |
| 8 | 020 | Privilege Violation |
| 9 | 024 | Trace |
| 10 | 028 | Line 1010 Emulator (Unimplemented A- Line Opcode) |
| 11 | 02C | Line 1111 Emulator (Unimplemented F-Line Opcode) |
| 12 | 030 | (Unassigned, Reserved) |
| 13 | 034 | Coprocessor Protocol Violation |
| 14 | 038 | Format Error |
| 15 | 03C | Uninitialized Interrupt |
| 16–23 | 040-05C | (Unassigned, Reserved) |
| 24 | 060 | Spurious Interrupt |
| 25 | 064 | Level 1 Interrupt Autovector |
| 26 | 068 | Level 2 Interrupt Autovector |
| 27 | 06C | Level 3 Interrupt Autovector |
| 28 | 070 | Level 4 Interrupt Autovector |
| 29 | 074 | Level 5 Interrupt Autovector |
| 30 | 078 | Level 6 Interrupt Autovector |
| 31 | 07C | Level 7 Interrupt Autovector |
| 32–47 | 080-0BC | TRAP #0 D 15 Instruction Vectors |
| 48 | 0C0 | FP Branch or Set on Unordered Condition |
| 49 | 0C4 | FP Inexact Result |
| 50 | 0C8 | FP Divide by Zero |
| 51 | 0CC | FP Underflow |
| 52 | 0D0 | FP Operand Error |
| 53 | 0D4 | FP Overflow |
| 54 | 0D8 | FP Signaling NAN |
| 55 | 0DC | FP Unimplemented Data Type (Defined for MC68040) |
| 56 | 0E0 | MMU Configuration Error |
| 57 | 0E4 | MMU Illegal Operation Error |
| 58 | 0E8 | MMU Access Level Violation Error |
| 59–63 | 0ECD0FC | (Unassigned, Reserved) |
| 64–255 | 100D3FC | User Defined Vectors (192) |