

Design of basic PWM block using Verilog

Sandy Naguib – August 2025

Contents

| | |
|---|-----------|
| 1. Introduction | 2 |
| 2. Design Overview | 3 |
| 3. RTL Code..... | 6 |
| 4. Testbench Code..... | 9 |
| 5. Simulation Waveforms | 10 |
| 6. Elaborated Design using Vivado..... | 13 |
| 7. Synthesis | 14 |
| 8. Linting..... | 16 |

1. Introduction

PWM stands for Pulse Width Modulation. It is a technique used to control the amount of power given to a digital circuit. This is done by encoding analog signal with digital pulses. It changes the pulse signal's width in electrical systems to regulate the average power supplied to a load. Among the applications that PWM can be useful is controlling brightness of a LED, speed of a motor or regulating the output of audio amplifiers.

The average voltage supplied to the digital circuit is determined by the duty cycle of the PWM. Duty cycle is the ratio between time when signal is on to the whole period of the PWM.

$$Duty\ Cycle\ (\%) = \left(\frac{Time\ high}{Total\ period} \right) \times 100$$


The average voltage seen by the analog device is:

$$V_{avg} = D \times V_{high}$$

2. Design Overview

2.1 Basic PWM.

Starting with the basic blocks of the system, it can be seen as follows:




This simple system can work as a PWM, but it has some problems. It takes duty cycle as an input and have a counter that can counts to 2^R , the output pwm_out is high if the counter is less than the duty ($duty > counter\ out$). Counter defines how long the PWM signal is.

The number of bits (R) represents the resolution of the PWM. It means how finely you can control the duty cycle and then you can control the average voltage seen by the circuit. It is the smallest change in duty cycle that your system can produce. As R increases, you have better control over the voltage.

Problem with this design: The period of the PWM signal is calculated by: $2^R \times T_{clk}$, where the counter is using the same clock of the system. However, this gives us restriction when we want to control the period of the output PWM signal. To change it you need to change either the system clock, which is not practical, or the number of bits, which is also not the best solution. So, we need another block that can give a degree of freedom to control the period, so a **timer** is needed.

2.2 Enhanced PWM design




In this design, the timer generates an enable signal once it reaches the **final_value** so the counter counts up. This makes the period of the PWM signal now is given as follows:

$$T_{pwm} = 2^R \times (\text{Timer final value} + 1) \times T_{clk}$$

By changing the timer final value, we can control the period and the frequency of the PWM. We added 1 to the final value because it started counting from 0.

2.3 Final improved design



Modifications:

- D flip flop is added because the comparator is a combinational circuit, and we want our system to be synchronized to the system clock and output goes only at the clock edge and it also helps in avoiding some glitches.
- The number of duty bits increased to $R+1$, because at 100% duty cycle some glitches occur if it is only R bits. Assume $R = 8$, to achieve duty 100% it will compare $255 < 255$ which will make pwm_out signal low for a while. When increasing duty to extra one bit, 100% duty cycle will be 256 while the counter maximum value is 255 so it will stay high all over the cycle.

3 . RTL Code

3.1 PWM Top module

```
1  module pwm_top_module (clk,rst_n,duty,pwm_out,final_value);
2
3  //Parameters initialization
4  parameter COUNTER_BITS=8 ;
5  parameter TIMER_BITS=4;
6
7  //Ports declaration
8  input clk , rst_n;
9  input [COUNTER_BITS:0] duty;
10 input [TIMER_BITS-1:0] final_value ;
11 output pwm_out ;
12
13 //Internal signals
14 wire enable;
15 wire [COUNTER_BITS-1:0] counter_out ;
16 wire comparator_out;
17
18 //Modules Instantiation
19 timer timer_inst (.clk(clk),.rst_n(rst_n),.final_value(final_value),.done(enable)) ;
20 up_counter counter_inst (.clk(clk),.rst_n(rst_n),.Q(counter_out),.enable(enable));
21 comparator comparator_inst (.duty(duty),.Q(counter_out),.comparator_out(comparator_out));
22 D_FF D_FF_inst (.d(comparator_out),.rst_n(rst_n),.clk(clk),.Q(pwm_out));
23
24 endmodule
25
```

3.2 Timer module

```
1  module timer (clk,rst_n,final_value,done) ;
2
3  parameter TIMER_BITS=4;
4  //Ports Declaration
5  input clk , rst_n ;
6  input [TIMER_BITS-1:0] final_value;
7  output reg done ;
8
9  reg [TIMER_BITS-1:0] Q ;
10
11
12 always @(posedge clk or negedge rst_n) begin
13     if(~rst_n) begin
14         Q<=0;
15         done<=1'b0;
16     end
17     else begin
18         if(Q==final_value) begin
19             done<=1'b1;
20             Q<=0;
21         end
22         else begin
23             Q<=Q+1;
24             done<=1'b0;
25         end
26     end
27 end
28
29
30 endmodule
```

3.3 Comparator module

```
1  module comparator (duty,Q,comparator_out);
2
3  parameter COUNTER_BITS=8;
4  //Ports Declaration
5  input [COUNTER_BITS:0] duty ;
6  input [COUNTER_BITS-1:0] Q ;
7  output comparator_out ;
8
9  assign comparator_out = (Q<duty) ? 1'b1 : 1'b0;
10
11 endmodule
```

3.4 Counter module

```
1  module up_counter (clk,rst_n,Q,enable);
2
3  parameter COUNTER_BITS=8;
4
5  //Ports Declaration
6  input clk,rst_n,enable;
7  output reg [COUNTER_BITS-1:0] Q;
8
9  always @(posedge clk or negedge rst_n) begin
10      if(~rst_n)
11          Q<='b0;
12      else if (enable)
13          Q<=Q+1;
14      else
15          Q<=Q;
16  end
17
18 endmodule
```


3.5 D - Flip flop


```
1  module D_FF (d,rst_n,clk,Q) ;
2
3  //Ports Declaration
4  input d,rst_n,clk;
5  output reg Q;
6
7  always @(posedge clk or negedge rst_n) begin
8
9      if (~rst_n)
10         Q<=1'b0;
11     else
12         Q<=d;
13
14 end
15 endmodule
```

4. Testbench Code


```
1 module pwm_tb ();
2
3 parameter COUNTER_BITS=8;
4 parameter TIMER_BITS=4;
5
6 //Signals Declaration
7 reg clk_tb, rst_n_tb ;
8 reg [COUNTER_BITS:0] duty_tb ;
9 reg [TIMER_BITS-1:0] final_value_tb ;
10 wire pwm_out_tb;
11
12
13 //DUT Instantiation
14 pwm_top_module DUT (.clk(clk_tb),.rst_n(rst_n_tb),.duty(duty_tb),.pwm_out(pwm_out_tb),.final_value(final_value_tb));
15
16 //Clock generation
17 initial begin
18     clk_tb=1'b0;
19     forever
20         #2 clk_tb=~clk_tb; //Period is 4 ns
21 end
22
23 integer pwm_period ;
24 //Test Stimulus generation
25 initial begin
26     //-----Test 1 : Reset Functionality-----//
27     rst_n_tb=1'b0;
28     @(negedge clk_tb);
29     rst_n_tb=1'b1;
30     final_value_tb='d1;
31     pwm_period = (1 << COUNTER_BITS) * (final_value_tb + 1);
32     //-----Test 2 : Quarter duty cycle-----//
33     duty_tb='d64;
34     repeat (2*pwm_period) @(negedge clk_tb) ;
35     //-----Test 3 : Half duty cycle-----//
36     duty_tb='d128;
37     repeat (2*pwm_period) @(negedge clk_tb) ;
38     //-----Test 3 : 75% duty cycle-----//
39     duty_tb='d192;
40     repeat (2*pwm_period) @(negedge clk_tb) ;
41     //-----Test 4 : 100% duty cycle-----//
42     duty_tb='d256;
43     repeat (2*pwm_period) @(negedge clk_tb) ;
44     //-----Test 5 : 0% duty cycle-----//
45     duty_tb='d0;
46     repeat (2*pwm_period) @(negedge clk_tb) ;
47     $stop;
48 end
49
50 endmodule
```

5. Simulation Waveforms


5.1: 25% duty cycle




5.2: 50% duty cycle




5.3 75% duty cycle




5.4 100% duty cycle




5.5 0% duty cycle



6. Elaborated Design using Vivado



7. Synthesis




▼ Synthesis (1 warning, 22 infos)

- ❗ [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
- > ⓘ [Synth 8-6157] synthesizing module 'pwm_top_module' [`pwm_top_module.v:1`] (4 more like this)
- > ⓘ [Synth 8-6155] done synthesizing module 'timer' (1#1) [`timer.v:1`] (4 more like this)
- ❗ [Device 21-403] Loading part xc7a50ticipg236-1L
- ❗ [Project 1-571] Translating synthesized netlist
- ❗ [Netlist 29-17] Analyzing 17 Unisim elements for replacement
- ❗ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
- ❗ [Project 1-570] Preparing netlist for logic optimization
- ❗ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
- ❗ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
- ❗ [Common 17-83] Releasing license: Synthesis
- ⚠ [Constraints 18-5210] No constraint will be written out.
- ❗ [Common 17-1381] The checkpoint 'C:/Users/Nagib/Downloads/PWM/project_1/project_1.runs/synth_1/pwm_top_module.dcp' has been generated.
- ❗ [runtcl-4] Executing : report_utilization -file pwm_top_module_utilization_synth.rpt -pb pwm_top_module_utilization_synth.pb
- ❗ [Common 17-206] Exiting Vivado at Mon Aug 11 01:03:28 2025...

▼ Synthesized Design (6 infos)

▼ General Messages (6 infos)

- ❗ [Netlist 29-17] Analyzing 17 Unisim elements for replacement
- ❗ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
- ❗ [Project 1-479] Netlist was created with Vivado 2018.2
- ❗ [Project 1-570] Preparing netlist for logic optimization
- ❗ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
- ❗ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.



8. Linting

| Lint Checks | | | | | | | | | | |
|------------------------|--------|----------------------------|-------|--|---------------|------------------|-------|-------------|------------------|--|
| Filter: Type here | | | | | | | | | | |
| Total : 7 Selected : 0 | | | | | | | | | | |
| Severity | Status | Check | Alias | Message | Module | Category | State | Owner | STARC Reference | |
| Warning | Open | comparison_width_mism... | | Widths of the operands of a comparison do not match... | comparator | Rtl Design Style | open | unassign... | 2.10.3.1 | |
| Warning | Open | parameter_name_duplicate | | Same parameter name is used in more than one mod... | comparator | Nomenclature... | open | unassign... | 1.1.4.3, 3.2.2.2 | |
| Warning | Open | parameter_name_duplicate | | Same parameter name is used in more than one mod... | pwm_top_mo... | Nomenclature... | open | unassign... | 1.1.4.3, 3.2.2.2 | |
| Warning | Open | multi_ports_in_single_line | | Multiple ports are declared in one line. Module up_cou... | up_counter | Rtl Design Style | open | unassign... | 3.5.6.3 | |
| Warning | Open | multi_ports_in_single_line | | Multiple ports are declared in one line. Module D_FF, ... | D_FF | Rtl Design Style | open | unassign... | 3.5.6.3 | |
| Warning | Open | multi_ports_in_single_line | | Multiple ports are declared in one line. Module pwm_t... | pwm_top_mo... | Rtl Design Style | open | unassign... | 3.5.6.3 | |
| Warning | Open | multi_ports_in_single_line | | Multiple ports are declared in one line. Module timer, ... | timer | Rtl Design Style | open | unassign... | 3.5.6.3 | |

The error shown by the linting tool is because of the line below in the comparator code. But it is okay, **and it can be waived** because it is intended that duty variable must be one bit more than the counter to avoid glitches in 100% duty cycle.

```
8
9  assign comparator_out = (Q<duty) ? 1'b1 : 1'b0;
10
```

