

Contents

1.	Introduction	2
2.	Design Overview	3
3.	RTL Code	6
4.	Testbench Code	g
5.	Simulation Waveforms	10
6.	Elaborated Design using Vivado	13
7.	Synthesis	14
8.	Linting	16

1. Introduction

PWM stands for Pulse Width Modulation. It is a technique used to control the amount of power given to a digital circuit. This is done by encoding analog signal with digital pulses. It changes the pulse signal's width in electrical systems to regulate the average power supplied to a load. Among the applications that PWM can be useful is controlling brightness of a LED, speed of a motor or regulating the output of audio amplifiers.

The average voltage supplied to the digital circuit is determined by the duty cycle of the PWM. Duty cycle is the ratio between time when signal is on to the whole period of the PWM.

$$Duty\ Cycle\ (\%) = \left(\frac{Time\ high}{Total\ period}\right) \times 100$$


The average voltage seen by the analog device is:

$$V_{avg} = D \times V_{high}$$

2. Design Overview

2.1 Basic PWM.

Starting with the basic blocks of the system, it can be seen as follows:




This simple system can work as a PWM, but it has some problems. It takes duty cycle as an input and have a counter that can counts to 2^R , the output pwm_out is high if the counter is less than the duty ($duty > counter\ out$). Counter defines how long the PWM signal is.

The number of bits (R) represents the resolution of the PWM. It means how finely you can control the duty cycle and then you can control the average voltage seen by the circuit. It is the smallest change in duty cycle that your system can produce. As R increases, you have better control over the voltage.

Problem with this design: The period of the PWM signal is calculated by: $2^R \times T_{clk}$, where the counter is using the same clock of the system. However, this gives us restriction when we want to control the period of the output PWM signal. To change it you need to change either the system clock, which is not practical, or the number of bits, which is also not the best solution. So, we need another block that can give a degree of freedom to control the period, so a **timer** is needed.

2.2 Enhanced PWM design




In this design, the timer generates an enable signal once it reaches the **final_value** so the counter counts up. This makes the period of the PWM signal now is given as follows:

$$T_{pwm} = 2^R \times (Timer\ final\ value + 1) \times T_{clk}$$

By changing the timer final value, we can control the period and the frequency of the PWM. We added 1 to the final value because it started counting from 0.

2.3 Final improved design



Modifications:

- D flip flop is added because the comparator is a combinational circuit, and we want our system to be synchronized to the system clock and output goes only at the clock edge and it also helps in avoiding some glitches.
- The number of duty bits increased to R+1, because at 100% duty cycle some glitches occur if it is only R bits. Assume R=8, to achieve duty 100% it will compare 255 < 255 which will make pwm_out signal low for a while. When increasing duty to extra one bit , 100% duty cycle will be 256 while the counter maximum value is 255 so it will stay high all over the cycle.

3. RTL Code

3.1 PWM Top module

```
module pwm_top_module (clk,rst_n,duty,pwm_out,final_value);
    //Parameters initialization
    parameter COUNTER_BITS=8 ;
    parameter TIMER_BITS=4;
    input clk , rst_n;
   input [COUNTER_BITS:0] duty;
10 input [TIMER_BITS-1:0] final_value;
11 output pwm_out;
13 //Internal signals
14 wire enable;
15 wire [COUNTER_BITS-1:0] counter_out;
   wire comparator_out;
18 //Modules Instantiation
   timer timer_inst (.clk(clk),.rst_n(rst_n),.final_value(final_value),.done(enable));
   up_counter counter_inst (.clk(clk),.rst_n(rst_n),.Q(counter_out),.enable(enable));
   comparator comparator_inst (.duty(duty),.Q(counter_out),.comparator_out(comparator_out));
22 D_FF D_FF_inst (.d(comparator_out),.rst_n(rst_n),.clk(clk),.Q(pwm_out));
```

3.2 Timer module

```
module timer (clk,rst_n,final_value,done);
    parameter TIMER BITS=4;
    //Ports Declaration
    input clk , rst_n ;
    input [TIMER_BITS-1:0] final_value;
    output reg done ;
    reg [TIMER_BITS-1:0] Q ;
    always @(posedge clk or negedge rst_n) begin
         if(~rst_n) begin
             0<=0:
             done<=1'b0;</pre>
         end
         else begin
             if(Q==final_value) begin
                 done<=1'b1;</pre>
                 Q<=0;
             end
             else begin
                 Q<=Q+1;
                 done<=1'b0;
             end
         end
30 endmodule
```

3.3 Comparator module

```
1 module comparator (duty,Q,comparator_out);
2
3 parameter COUNTER_BITS=8;
4 //Ports Declaration
5 input [COUNTER_BITS:0] duty;
6 input [COUNTER_BITS-1:0] Q;
7 output comparator_out;
8
9 assign comparator_out = (Q<duty) ? 1'b1 : 1'b0;
10
11 endmodule</pre>
```

3.4 Counter module

```
module up_counter (clk,rst_n,Q,enable);
    parameter COUNTER_BITS=8;
    //Ports Declaration
    input clk,rst_n,enable;
    output reg [COUNTER_BITS-1:0] Q;
    always @(posedge clk or negedge rst_n) begin
        if(~rst n)
             Q<='b0;
11
12
        else if (enable)
13
             Q \le Q + 1;
        else
15
             Q<=Q;
    end
17
18
    endmodule
```

3.5 <u>D - Flip flop</u>

```
module D_FF (d,rst_n,clk,Q);

//Ports Declaration
input d,rst_n,clk;
output reg Q;

always @(posedge clk or negedge rst_n) begin

if (~rst_n)
Q<=1'b0;
else
Q<=d;


and
end
endmodule</pre>
```

4. Testbench Code


```
module pwm_tb ();
    parameter COUNTER_BITS=8;
    parameter TIMER_BITS=4;
    //Signals Declaration
    reg clk_tb, rst_n_tb;
    reg [COUNTER_BITS:0] duty_tb;
reg [TIMER_BITS-1:0] final_value_tb;
10 wire pwm_out_tb;
14 pwm_top_module DUT (.clk(clk_tb),.rst_n(rst_n_tb),.duty(duty_tb),.pwm_out(pwm_out_tb),.final_value(final_value_tb));
       clk_tb=1'b0;
         #2 clk_tb=~clk_tb; //Period is 4 ns
    integer pwm_period ;
        rst_n_tb=1'b0;
         @(negedge clk_tb);
         rst_n_tb=1'b1;
    final_value_tb='d1;
pwm_period = (1 << COUNTER_BITS) * (final_value_tb + 1);
//-----Test 2 : Quarter duty cycle-----//</pre>
        duty_tb='d64;
         repeat (2*pwm_period) @(negedge clk_tb);
       duty_tb='d128;
    repeat (2*pwm_period) @(negedge clk_tb);
//----Test 3 : 75% duty cycle----//
       duty_tb='d192;
    repeat (2*pwm_period) @(negedge clk_tb);
//----Test 4 : 100% duty cycle----//
       duty_tb='d256;
        repeat (2*pwm_period) @(negedge clk_tb);
    //----Test 5 : 0% duty cycle----//
        duty_tb='d0;
         repeat (2*pwm_period) @(negedge clk_tb);
```

5. Simulation Waveforms


5.1: 25% duty cycle




5.2: 50% duty cycle




5.3 75% duty cycle




5.4 100% duty cycle




5.5 0% duty cycle





6. Elaborated Design using Vivado




7. Synthesis







8. Linting



The error shown by the linting tool is because of the line below in the comparator code. But it is okay, and it can be waived because it is intended that duty variable must be one bit more than the counter to avoid glitches in 100% duty cycle.

