#### (a) MOSFET-Level Netlist


### Target circuit

.SUBCKT inv A Y
MM1 Y A vdd! vdd! PMOS W=Wp L=Lp M=M
MM12 Y A gnd! vbb! NMOS W=Wn L=Ln M=M
.ENDS


#### **Entire circuit**

.SUBCKT main\_sense ena io io\_ o o\_ pre XI165 pre net20 inv Ln=0.35u Wn=4u M=1 Lp=0.35u Wp=8u MM5 o pre o\_ vbb! NMOS W=1.4u L=350.00n M=1 MM2 o\_ io net21 vbb! NMOS W=7u L=350.00n M=1 MM3 o io\_ net21 vbb! NMOS W=7u L=350.00n M=1 MM4 net21 ena gnd! vbb! NMOS W=7u L=350.00n M=1 MM0 vdd! o\_ o vdd! PMOS W=14u L=350.00n M=1 MM1 o\_ net20 o vdd! PMOS W=1.4u L=350.00n M=1 MM17 vdd! o o\_ vdd! PMOS W=14u L=350.00n M=1 .ENDS


# (b) 2.1 Transformation of Netlists into Graphs



## (e) 2.4 Target Graph Matching



## (d) 2.3 Target Region Prediction



# (c) 2.2 K-hop Subgraph Formation

