

Sangjae Park


sangjae4309@gmail.com | sangjae4309.github.io/

 sangjae4309 |  sangjae4309 |  sangjae-park-google scholar
Seoul, Korea

OBJECTIVE

RTL Engineer at Anapass Inc, specilized in OLEDs TCON ASIC chip. Skilled in RTL design and parts of post-silicon debugging.


EXPERIENCE

- **Anapass Inc** Jan 2023 - Current
SoC RTL Enginner @R&D Center Seoul, Korea
 - Served in this position as an alternative to the **mandatory military duty** required of all Korean males.
 - Products: OLED TCON/TED (sold to Samsung Display)
 - My primary responsibilities centered on DFT, DSC codec, and Gate Pulse I/O, while also requiring deep understanding of high-speed interfaces like eDP and IP integration due to their close inter-dependencies.
 - Played a key role resolving yield loss issues via post-silicon debugging, working closely with manufacturing teams.

EDUCATION


- **Sungkyunkwan University** Jan 2021 - Jan 2023
M.S. in Electrical and Computer Engineering Suwon, Korea
 - Thesis: On-Die Dynamic Remapping Cache: Strong and Independent Protection Against Intermittent Faults (Advisor: Prof. Jungrae Kim)
 - GPA: 4.44/4.5
- **Sungkyunkwan University** March 2017 - Jan 2021
B.S in Electrical and Electronic Engineering Suwon, Korea
 - GPA: 3.75/4.5 (Major: 4.03/4.5)

PROJECTS

- **Anapass: Design Custom ASIC for Display Driver Controller** Jan 2023 - Current
Tools: Tessent-MemBIST, verdi, xcelium
 - Develop display controller IC regarding Notebook, Tablet, and automotive.
 - As RTL Engineer, integrate multiple IPs and design RTL blocks.
- **SKKU: Development of intelligent in-memory error correction devices for high reliability memory** Apr 2021 - Jan 2023
Skill: C++11 
 - Developed smart error correction algorithms tailored for eDRAM-based in-memory computing.
 - Actively collaborated with the FPGA-team to explore commercial DRAM vulnerabilities, as well as supporting the RTL team for rigorous verification
 - Funded by Institute for ICT Planning & evaluation (IITP, 2021-0-00863)

PATENTS AND PUBLICATIONS

* DENOTES EQUAL CONTRIBUTION

- [Access] Yuseok Song, Sangjae Park, Michael B. Sullivan and Jungrae Kim. **SEC-BADAEC: An Efficient ECC With No Vacancy for Strong Memory Protection**. In *IEEE Access*, Vol.10, 2022. 
- [Access] Sangjae Park and Jungrae Kim. **On-Die Dynamic Remapping Cache: Strong and Independent Protection Against Intermittent Faults**. In *IEEE Access*, Vol.10, 2022.
- [Patent] Jungrae Kim and Sangjae Park. **Apparatus and method for remppaing of memory**. Patent No.KR1020210096297A.

SKILLS

- **Programming Languages:** C++11, python
- **Hardware Language/Tool:** System-Verilog, Tessent-MemBIST, xcelium
- **Framework/Simulator:** gem5, pytorch

HONORS AND AWARDS

- **Graduate Merit Scholarship** March 2021
Sungkyunkwan University
- **Dean's LIST** Nov 2020
Sungkyunkwan University
- **Student Success Scholarship** March 2020
Sungkyunkwan University