

Introduction to Make


Motivation

- larger programs involve many files
- hard to keep track of what exactly needs to be recompiled
- inefficient to recompile everything every time
- Need tool to help with the process

Simple Example

- appl.C → appl.o
- input.C includes input.H defs.H → input.o
- output.C includes output.H → output.o
- process.C includes process.H and defs.H
 → process.o

compiled and linked to create executable "appl"



Makefile: specify dependencies

```
appl: appl.o process.o input.o output.o

must start in col 1
appl.o: appl.C

process.o: process.C process.H defs.H

input.o: input.C input.H defs.H

output.o: output.C output.H
```

Makefile: ...and command(s)

Structure of each Rule

Previous slide lists 5 rules, each with the following format:
 0 or more dependencies


```
target: dependency1 dependency2 ....

command1
command2
0 or more commands
```

- A dependency is a file that is used as input to create the target. A target often depends on several files.
- A command is an action that make carries out. A rule may have more than one command, each on its own line.

Make: Phony targets and comments

If target has no dependencies, its commands will always be executed:



Make: rules with no commands

```
Note: no commands
```

all: lab5 lab5test

make then makes sure lab5 and lab5test are made

```
g++ -o lab5 lab5.o LinkedList.o ...
```

lab5test: lab5test.o

g+ -1 lab5test lab5test.o

lab5: lab5.o LinkedList.o

YOU DO NOT NEED TO KNOW THE FOLLOWING INFORMATION (BUT MAY BE INTERESTED IN IT ANYWAYS)

Makefile: ...and definitions

```
OBJs = appl.o process.o input.o output.o

appl: $(OBJs)

iab g++ -g -o appl $(OBJs)

appl.o: appl.C

iab g++ -g -c -Wall appl.C

process.o: process.C process.H defs.H

iab g++ -g -c -Wall process.C

input.o: input.C input.H defs.H

iab g++ -g -c -Wall input.C

output.o: output.C output.H
```

Make: Inference Rules

Note: these rules are all similar:

```
process.o: process.C process.H defs.H
   g++ -g -c -Wall process.C

input.o: input.C input.H defs.H
   g++ -g -c -Wall input.C

output.o: output.C output.H
   g++ -g -c -Wall output.C
```

We can define inference rule:

```
.SUFFIXES: .O .C .H

.C.O:

g++ -g -c -Wall $*.C ...

$* is current target without extension
```

Make: putting it all together

```
OBJS= appl.o process.o input.o output.o
CC= g++
CFLAGS = -c - Wall - g
LINKER= g++
LINKFLAGS= -W1 -R
                                                Change "-g"
.SUFFIXES: .o .C .H
                                                later to "-O"
.C.o:
    $(CC) $(CFLAGS) $*.C
appl: $(OBJS)
    $(LINKER) $(LINKFLAGS) -o appl $(OBJS)
process.o: process.H defs.H
input.o: input.H defs.H
output.o: output.H
clean:
   rm -f $(OBJS) core
   echo cleaning completed
```

Make: Execution

```
make [options] [target-rule] [target-rule] ...
```

- -Make looks for file Makefile or makefile
- -Make executes each specified target-rule
- If no target-rule specified, make executes first target in makefile
- -Make echos each command it encounters

Make: the Algorithm

Let M be a makefile and X be a target file

```
If M does not have a rule for making X then
   if a file called X already exists
        then there is nothing to do
        else report error

else
   choose the first rule for making X
   make each dependency for that rule
   if X exists and is newer than each dependency
        then report "X is up to date"
        else make X by executing the commands
end
```