fstaH usage

Ming/DMD.LDF 2019

FARADAY

Synergy for Excellence

Confidential




Outline

- fstaH introduction
- fstaH option
- fstaH scenario
- setup.ftc.fsta

fstaH introduction




Basic Setting - Input Files





Basic Setting - "fsta.control"



Check your input files setting for each scenario

TOP = FZOTG266HF0F

[CORNER_BEGIN]

STA_TIMING_LIB = tt1p2v125c_typ

SDC = FZOTG266HF0F.sdc

CORE_LIB = fsf0f_ehs_core_tt1p2v125c.ccdb

MACRO_LIB = FZOTG266HF0F_A_TT1P2V125C.db

ETM_LIB =

SPEF_TOP = FZOTG266HF0F_typ125c.spef.gz


SPEF_BLOCKS =
INCR_SDF_TOP =
SDF =

[CORNER_END]

NETLIST = FZOTG266HF0F.v




Basic Setting - Output Files





Basic Setting - fsta_script

fstaH will output execution scripts in *rpts/fsta_script folder



fstaH option



timing check option

fstaH -help : Show help message

Syntex:

- General Syntax : fstaH -group <sdc_id> <mode 1> <mode 2> <mode ...> [-ip/-nonip] [-ptsi] [-glitch] [-gen_aocv_index] [-chk_aocv_index]
- CPF-In Flow Syntax: fstaH -msv <cpf_file_name> <mode 1> <mode ...> [-ip/-nonip] [-ptsi] [-glitch] [-gen aocv index] [-chk aocv index]

Option:

- [-ip/-nonip]: Specify design will be used for other design (-ip) or not (-nonip)
- [-ptsi]: Enable Primetime-SI analysis and generate glitch report ("Notice [-ptsi] should using with [-ip/-nonip]")
- [-glitch]: Only glitch report ("Notice [-glitch] can mix with [-ptsi]")
- [-gen_aocv_index]: fstaH only generates aocv table index and aocv table for each scenario in folder \\${DESIGN}_AOCV
- [-chk_aocv_index]: fstaH only verify aocv table index and aocv table for each scenario in folder \\${DESIGN}_AOCV



AOCV flow

- AOCV mode needs to generate aocv table index at first
 - %> fstaH –group \$SDC aocvwg –gen_aocv_index
 - %> fstaH –msv \$project aocv –gen_aocv_index

- %> fstaH –group \$SDC aocvwg –ptsi [–nonip|-ip]
- %> fstaH –msv \$project aocv –ptsi [–nonip|-ip]

```
** Information(fstaMsg-1): Summary for FSJ0FS060A_AOCVWG_RCMAX125C_PTSI_setup_rpts

** Information(fstaMsg-1): Report Design.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report Annotated.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report Constraint.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report SetupChk.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report SetupChk_reg2reg.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report SetupChk_in2reg.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report SetupChk_reg2out.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report CkGatingSetup.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report Coverage.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report Coverage.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report Sta2xml.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report sta2xml.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report sta2xml.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report sta2xml.rpt has 0 warnings and 0 violations.

** Information(fstaMsg-1): Report sta2xml.rpt has 0 warnings and 0 violations.
```



ac_scan false path generation

- Please follow STA sign-off criteria
- For process >= 40nm :
 - (non-CPF-in)
 - fstaH -gen_ac_scan_constraint <proj>_TDF <mode1> <mode2> ... [-ptsi] [-ip/-nonip]
 - <mode> : n / b / w / wcc / ocvw / ocvwcc
 - (CPF-in)
 - fstaH -gen_ac_scan_cpf_constraint <cpf_file_name> <mode 1> <mode 2> ...[-ptsi] [-ip/-nonip]
 - <mode> : Only "BW" and "OCV" are allowed.
- For process = 28nm, the recommended generation corners are below :
 - (non-CPF-in)
 - fstaH -gen_ac_scan_constraint <proj>_TDF aocvwg aocvwcgc aocvbg aocvbcgh -ptsi [-ip/-nonip]
 - (CPF-in)
 - fstaH -gen_ac_scan_cpf_constraint <cpf_file_name> AOCV -ptsi [-ip/-nonip]



fdrc database generation

Generate SetTrans and SetLoad

- [-trans] : Input Transition (digital number)
- [-load] : Output Loading (digital number)
- [-drive_cell_sdc]: User Specify Boundary Constraint, only allow one corner. (SDC file)
- (non-CPF-in)
 - fstaH -gen_trans_load <mode 1> <mode ...> [-trans 0.15] [-load 0.03] [-drive_cell_sdc]
 - <mode>: Only "B", "N", "W", "WCC", "BCH", "WG", "WCGC", "WCGO", "BG", "BCGH" are allowed.
- (CPF-in)
 - fstaH -msv <cpf_file> <mode> -gen_trans_load [-trans 0.15] [-load 0.03] [-drive_cell_sdc]
 - <mode> : Only "BW" is allowed.


Generate CKC & Case analysis file for sdc-driven fdrc

- (non-CPF-in)
 - fstaH -group <sdc_id_1> <mode> -group <sdc_id_2> <mode> -gen_files_for_fdrc
 - <mode> : Only "B", "N", "W", "WCC", "BCH", "WG", "WCGC" are allowed.
- (CPF-in)
 - fstaH -msv <cpf_file> <mode> -gen_files_for_fdrc
- Confidential <mode> : Only "BW" is allowed.



User Specified Script

fstaH XXX -script_setup <script> -script_hold <script>





Collect timing result into xml file

- STA2XML Syntax: fstaH -sta2xml
- **Example:**
 - \${working_directory}/Constraint.xml

View Group	Time	ed clopf viow	4Cornol	PVT	ocv	PTSI	total(lost)	in2reg		reg2reg		reg2out		ecovery/remov∌		clock	gating
view Gloup	IIIIIe	sdc/cpf view	 Corne▶	PVI	OCV	PISI	ioiai(iosi)	WNS	#vio	WNS	#vio	WNS	#yio	WNS	#vio	WNS	#vio
	Setup	FSJ0FS172A_shift	CMAX	ssg0p81v1>	AOCV	PTSI	17(-0)	C	() (0	0	0	-0.07	17	0	0
			CMIN	fg0p99v12	AOCV	PTSI	64(-0)	0	(-0.048	53	0	0	-0.013	11	0	0
			RCMAX	fg0p99v12	AOCV	PTSI	80(-0)	0	(-0.037	65	0	0	-0.018	15	0	0
shift	Hold	FSJ0FS172A_shift	CMAX	ssg0p81v1>	AOCV	PTSI	89(-0)	0	(-0.141	. 89	0	0	0	0	0	0
•	•					•		•		•	•		•				

fstaH scenario



fstaH scenario

fstaH Scenario	Process
MSV	
CPF	All Process
UPF	All Process
PreLayout	
ZWLM	All Process
AWLM	All Process
PostLayout	
SPEF-in Flow	All Process



fstaH -check

- Check general setting in setup.ftc.fsta
 - %> fstaH –check

fstaH is in SPEF-in with RC-corner and w/o ETM db Flow now, this flow is used for 65nm process and below w/o ETM db

Please check the following variable in setup.ftc.fsta STA_PERFORMANCE_EVALUATE_ENABLE = OFF SDF_PER_CORNER_OR_CPF_FLOW = ON

- Check input files setting
 - %> fstaH –gen_fsta_control



fstaH scenario

- ZWLM Flow
- AWLM Flow
- MSV Flow
 - cpf
 - upf
- SPEF-in w/o RC-Corner Flow
- SPEF-in with RC-Corner Flow
 - w/o ETM
 - with ETM



fstaH scenario

- ZWLM Flow
- AWLM Flow
- MSV Flow
 - cpf
 - upf
- SPEF-in w/o RC-Corner Flow
- SPEF-in with RC-Corner Flow
 - w/o ETM
 - with ETM



ZWLM Flow

- setup.ftc.fsta
 - STA_PERFORMANCE_EVALUATE_ENABLE = ON
 - STA_PERIOD_DISCOUNT = 0.60
- Output file
 - Report Directories:
 - \${DirName}_ZWLM_rpts



fstaH scenario

- ZWLM Flow
- AWLM Flow
- MSV Flow
 - cpf
 - upf
- SPEF-in w/o RC-Corner Flow
- SPEF-in with RC-Corner Flow
 - w/o ETM
 - with ETM



AWLM Flow

- setup.ftc.fsta
 - STA_PERFORMANCE_EVALUATE_ENABLE = AUTO
 - STA_PERIOD_DISCOUNT = 0.85(40nm \uparrow) | 0.79(28nm)
- Output file
 - Report Directories:
 - \${DirName}_AUTO_rpts




fstaH scenario

- ZWLM Flow
- AWLM Flow
- MSV Flow
 - cpf
 - upf
- SPEF-in w/o RC-Corner Flow
- SPEF-in with RC-Corner Flow
 - w/o ETM
 - with ETM



MSV flow



Usage

- fstaH -msv \${project} \${op_mode}
 - \${op_mode} can be BW, OCV or AOCV
 - "BW", "OCV", and "AOCV" used to distinguish into "NO Derating",
 "Derating by OCV", "Derating by AOCV and OCV"



MSV flow - cpf

Input file

- .db
- .V
- .sdc
- \${project}.cpf
- \${project}_\${rccorner}.spef

setup.ftc.fsta

- STA_PERFORMANCE_EVALUATE_ENABLE = OFF
- SDF_PER_CORNER_OR_CPF_FLOW = ON
- CPF_OR_UPF = CPF
- CPF_DEFAULT_ANALYSIS_VIEW = view1
- CPF_SETUP_ANALYSIS_VIEW = view1
- CPF_HOLD_ANALYSIS_VIEW = view2 view3
- CPF_VIEW_TO_RC_CORNER = "view1 \$rccorner1 \$rccorner2" "view2 \$rccorner3 \$rccorner4" "view3 \$rccorner3 \$rccorner4"



MSV flow - upf

Input file

- .db
- .v
- sdc
- \${project}.upf
- mmmc_view
- \${project}_\${rccorner}.spef

setup.ftc.fsta

- STA_PERFORMANCE_EVALUATE_ENABLE = OFF
- SDF_PER_CORNER_OR_CPF_FLOW = ON
- CPF_OR_UPF = UPF
- CPF_DEFAULT_ANALYSIS_VIEW = view1
- CPF_SETUP_ANALYSIS_VIEW = view1
- CPF_HOLD_ANALYSIS_VIEW = view2 view3
- CPF_VIEW_TO_RC_CORNER = "view1 \$rccorner1 \$rccorner2" "view2 \$rccorner3 \$rccorner4" "view3 \$rccorner3 \$rccorner4"



fstaH scenario

- ZWLM Flow
- AWLM Flow
- MSV Flow
 - cpf
 - upf
- SPEF-in
 - w/o RC-Corner Flow (90nm~350nm)
 - w/ RC-Corner Flow (28nm~65nm)

SPEF-in w/o RC-Corner Flow (90nm~350nm)

Input file

- db.
- .v
- .sdc
- \${project}.spef (110nm~350nm) | \${project}_typical.spef (90nm)

setup.ftc.fsta

- STA_PERFORMANCE_EVALUATE_ENABLE = OFF
- SDF_PER_CORNER_OR_CPF_FLOW = ON
- STA_PVT_W = SS0P81V125C
- STA_PVT_B = FF0P99VM40C

Usage

- fstaH –group \${sdcname} w b ocvb
- fstaH –group \${sdcname} w –ptsi

SPEF-in w/ RC-Corner Flow (28nm~65nm)

Input file

- .db
- .v
- .sdc
- \${project}_\${rccorner}.spef

setup.ftc.fsta

- STA_PERFORMANCE_EVALUATE_ENABLE = OFF
- SDF_PER_CORNER_OR_CPF_FLOW = ON
- STA PVT W = SS0P81V125C
- STA_RCCORNER_WC = CMAX125C RCMAX125C

Usage

– fstaH –group \${sdcname} ocvw w

setup.ftc.fsta



PVT and rccorner

If I want to run wcc cmax and wcc rcmax ...

```
%fstaH –group $sdcname wcc
STA PVT WCC = SS0P81VM40C
STA RCCORNER WCC = CMAXM40C RCMAXM40C
STA TIMING LIB SSOP81VM40C CMAX = ...
STA_TIMING_LIB_SS0P81VM40C_RCMAX = ...
```

If I want to run ocvwcc_cmax and ocvwcc_rcmax w/o ETM model

```
%fstaH –group $sdcname ocvwcc
STA PVT WCC = SS0P81VM40C
STA RCCORNER WCC = CMAXM40C RCMAXM40C
STA TIMING LIB SSOP81VM40C CMAX = ...
STA TIMING LIB SSOP81VM40C RCMAX = ...
```

If I want to run ocvwcc_cmax and ocvwcc_rcmax w/ ETM model

```
%fstaH –group $sdcname ocvwcc
STA PVT WCC = SS0P81VM40C
STA RCCORNER WCC = CMAXM40C RCMAXM40C
STA TIMING LIB SETUP SSOP81VM40C CMAX = ...
STA_TIMING_LIB_SETUP_SSOP81VM40C_RCMAX = ...
```

fstaH will auto transfer SS0P81VM40C to SSG0P81VM40C when running wcgc User don't need to specify STA_PVT_WCGC = SSG0P81VM40C

Library Setting

When STA_AUTO_GET_LINK_LIBRARY = OFF

PVT and rccorner definition:STA_PVT_WCC = SS0P81VM40CSTA_RCCORNER_WCC = CMAXM40C

• library with normal corner: STA_TIMING_LIB_\$SOP81VM40C_CMAX = \$ss_core \$ss_IP

• library with normal corner: STA_TIMING_LIB_SSOP81VM40C_CMAX = \$ss_core \$ss_IP

- library & non_derate-ETM with normal corner : STA_TIMING_LIB_SSOP81VM40C_CMAX = \$ss_core \$ss_IP \$ss_ETM_cmax
- library & setup-ETM with global corner: STA_TIMING_LIB_SETUP_SSGOP81VM40C_CMAX = \$ssg_core \$ssg_IP \$setup_ssg_ETM_cmax
- library & hold-ETM with global corner : STA_TIMING_LIB_HOLD_SSG0P81VM40C_CMAX = \$ssg_core \$ssg_IP \$hold_ssg_ETM_cmax

If I want to run wcc_cmax/wcgc_cmax corner.....





Timing report parameter

- The following parameters setting will append to report_timing -path_type ... -sig ...
 - STA MAX PATH
 - STA MAX PBA PATH
 - STA PBA METHOD
 - STA RPT PATHTYPE
 - STA_NWORST
 - STA_SLACK_LESS_THAN
 - STA_SLACK_GREATER_THAN
 - STA_SIGNIFICANT_DIGITS
 - STA_DELAY_CALC_DEBUG: add "-transition_time -capacitance -net" when report_timing.
- **STA_SPLITRPT_INTO3PART**: Enable/Disable the function to split the setup/hold timing report into three different files according to the path type.
 - [Setup|Hold]Chk_in2reg.rpt
 - [Setup|Hold]Chk_reg2reg.rpt
 - [Setup|Hold]Chk_reg2out.rpt
- **STA_CRPR_THRESHOLD**: Specify the amount of pessimism that crpr is allowd to leave in the timing report.
 - Default: 1 (minimum value)



User specified parameter - Uncertainty/OCV

STA_USERSPECIFIED_MARGIN

- If this option is set to "OFF", fstaH will automatically apply the hold time uncertainty for each process sign-off criteria. If users want to specify hold time uncertainty, users can set this option to "ON".
- Example:
 - STA_USERSPECIFIED_MARGIN = ON
 - [SDC] set_clock_uncertainty -hold 0.055 [all_clocks]

STA_USERSPECIFIED_DERATING_FILE

- If this option is set to "OFF", fstaH will automatically apply derate value for each process sign-off criteria. If users want to specify derate value, users can set this option to "derating.pt"
- Example:
 - STA_USERSPECIFIED_DERATING_FILE = derating.pt



User specified parameter – Propagated clock

Propagated clock but w/o spef

- [setup.ftc.fsta]
 - STA_PERFORMANCE_EVALUATE_ENABLE = AUTO
 - STA_USERSPECIFIED_CLOCK_PROPAGATED = ON
- [sdc]
 - set_propagated_clock [all_clocks]

Not propagated clock but w/ spef

- [setup.ftc.fsta]
 - STA_PERFORMANCE_EVALUATE_ENABLE = OFF
 - STA USERSPECIFIED CLOCK PROPAGATED = ON
- [sdc]
 - remove_propagated_clock [all_clocks]



Boundary constraint

DEFAULT_INPUT_SLEW

 Specify the input slew for the input port which does not set in sdc.

DEFAULTPAD

 Specify the output load for output port which does not set in sdc.



DMSA related

STA_DMSA

Enable/Disable to run the distributed STA.

STA_MULTICORE_NUM

 Specify the maximum number of CPU cores that can be used for each subsequently launched remote process.

STA_MULTIPROC_NUM

Specify the number of processes to launch per host for future
 PrimeTime jobs.

STA_LICENSE_NUMBER


Specify the number of scenarios to run simultaneously.

HOSTS

- Specify the available machine to run the distributed STA.
 - You have the permission to login these remote machines.
 - You have add the name of these remote machines into ~/.rhosts.



SDF related



- Generate for simulation
- Not include the timing arc for
- "STA SDF WITHOUT_INSTANCE"

- Generate for tweaker
- include the timing arc for internal
- "STA SDF WITHOUT INSTANCE"



FARADAY Auto apply ETM and pure analog to STA SDF WITHOUT INSTANCE

- When using etm.db and pure analog to generate top.sdf, sdf may include ETM timing arc at sdf, this will cause simulation warning
 - (CELL sdf (CELLTYPE "FZOTG300HHOL") (INSTANCE u_core/u_SBS_USB3_TOP/FZOTG300HHOL_inst_0) (DELAY (ABSOLUTE (IOPATH APB_CLK APB_READY (0.6182::0.6446) (0.5975::0.6194))
 - VCS simulation: Warning-[SDFCOM TANE] TIMINGCHECK Annotation Not Enabled
- At setup.ftc.fsta, add instance at STA SDF WITHOUT INSTANCE, fstaH will not generate this instance timing arc at .sdf.gz and si.sdf.gz
 - STA SDF WITHOUT INSTANCE = (empty) or doesn't exists this variable, fstaH auto apply ETM and pure analog to filter
 - timing model type == extracted
 - Pure analog: FXPORK*. FXADC*. FXLVDS*. FXAFE*
 - Check the result at *rpts/fsta_script/WriteSDF.pt write_sdf -context verilog -significant_digits 4 -input_port_nets -output_port_nets -v ersion 3.0 -exclude checkpins -include "setuphold recrem" -no_edge -no_internal_pins exclude_cells "u_core/u_FXADC882HHOL_FTCM8A_1 u_core/u_FXADC882HHOL_FTCM8A u_core/u_DW-CAXI_PCIE_OXSERDES201HHOL/OXSERDES201HHOL_inst_O u_core/u_ax_e_core/u_por_bf u_core/u_S BS_USB3_TOP/FZOTG300HHOL_inst_O u_core/u_SYSC/u_FTSCU100/u_PWRCTRL_UNIT/u_PCUPOR/u_CORE POR" -compress gzip FSHOASO38A_FSHOASO38A_post_tc_VIEW_TCCOM_PM_ALL_ON_typical_si.sdf. gz
 - STA SDF WITHOUT INSTANCE = OFF
 - write sdf w/o "-exclude cells"
 - STA SDF WITHOUT INSTANCE = u core/u SBS USB3 TOP/FZOTG300HH0L inst 0 u core/u DWCAXI PCIE OXSERDES201HH0L/OXSERDES201HH0L inst 0
 - fstaH will not auto apply ETM and pure analog, but apply user defined instances



Tweaker related

- STA_TWF_FOR_TWEAKER
 - When this option is "ON", fstaH will generate file for tweaker.
- STA_SDF_OF_EACHSDC
 - When this option is "ON", fstaH will generate the sdf file
 according to different sdc settings. This means that each sdc will
 generate a unique corresponding sdf file. When this value is off,
 fstaH will remove the case_analysis settings to generate a
 general sdf.



Confidential information

The material is being disclosed to you pursuant to a non-disclosure agreement between you or your employer and Faraday. Information disclosed in this presentation may be used only as permitted under such an agreement.

Legal notice

The information contained in this presentation is intended to provide a general guide as to which product is suited for a given requirement and shows suggested product applications. Specified functions and properties for products are only valid when handling instructions and other stated conditions and recommendations have been considered and followed. All descriptions, illustrations and dimensions in the information represent general particulars and do not form part of any contract. All information is provided "as is", with no guarantee of completeness, accuracy, timeliness or of the results obtained from the use of the information, and without warranty of any kind, express or implied, including but not limited to warranties of performance. All information is subject to change without prior notice. Faraday assumes no responsibility whatsoever for any errors or inaccuracies about the information.