fstaH N7A update on 2024.06.18

LDF/lan Fang

FARADAY

Synergy for Excellence

Confidential



Update Items

- N7A DRC Signoff Checking Flow
- Usage of Aging Timing Analysis
- Option of Keeping Unconnected Cells
- N7A Hold Uncertainty Update



- fstaH support TSMC N7A DRC signoff rule. There will be three additional checking flow on the clock tree:
- N7A Only allow LVT and ULVT type cells on the clock tree fstaH will report an error if finding any SVT/HVT cells on it.


** Error(fstaDRC-16): According to the DRC criteria of N7A, there are Vt type violations in the clock tree, please check the "drc clkTreeCellLowVt.rpt" for detailed information.

Check it in drc clkTreeCellLowVT.rpt

```
*** Clock_Tree: pclk, Clock_Name: clk_cfg_bus_out_vpu
       Library: tcbn07 bwph240l11p57pd baseat svtssgnp 0p675v m40c cworst CCworst T ccs, Vt type: SVT, Instance List: (Count: 1)
                (MUX2D1BWP240H11P57PDSVT) u vcd wrap occ wrapper/vcd wrap psw lb tessent occ pclk 250m inst/occ control/tessent persistent cell Sh
*** Clock_Tree: aclk, Clock_Name: clk_vcd_aclk_out_vpu
       Library: tcbn07_bwph240l11p57pd_baseat_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs, Vt type: SVT, Instance List: (Count: 1)
               (MUX2D1BWP240H11P57PDSVT) u vcd wrap occ wrapper/vcd wrap psw lb tessent occ aclk 750m inst/occ control/tessent persistent cell Sh
*** Clock_Tree: coreclk, Clock_Name: clk_vcd_coreclk_out_vpu
       Library: tcbn07_bwph240l11p57pd_baseat_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs, Vt type: SVT, Instance List: (Count: 56)
                (MUX2D1BWP240H11P57PDSVT) u vc9000d subsys/u part2/u part2 sram wrapper/u rams/u p2 g2 prefetch cache ram/u ram/rf sp 960x128 u me
```



- fstaH support TSMC N7A DRC signoff rule. There will be three additional checking flow on the clock tree:
- 2. Restriction of cell's driving capability.
 - In TSMC libraries, the keyword D0~DXX represents Driving Capability
 - Only allow the cells >= D2 size on the clock tree.



** Error(fstaDRC-17): According to the DRC criteria of N7A, there are driving capability violations in the clock tree, please check the "drc_clkTreeCellDC.rpt" for detailed information.

Check it in drc_clkTreeCellDC.rpt

Confidential control of the control



- fstaH support TSMC N7A DRC signoff rule. There will be three additional checking flow on the clock tree:
- 3. N7A Only allow Single Gate Length on the clock tree fstaH will report an error if finding any gate length mismatched on the same path.

```
** Error(fstaDRC-15): There are multiple Gate Length cells specified in the clock tree, please check the "drc_clkTreeCellGl.rpt" for detailed information.
```

Check it in drc clkTreeCellGl.rpt

```
** Clock Tree: pclk, Clock Name: clk cfg bus out vpu
      Library: tcbn07 bwph240l11p57pd baseat svtssgnp 0p675v 125c cworst CCworst T ccs, Gate Length: 11, Instance List: (Count: 1)
             (MIX2D1BWP240H11P57PDSVT) u vcd wrap occ wrapper/vcd wrap psw lb tessent occ pclk 250m inst/occ control/tessent persistent cell SHIFT REG CLK mux
      Library: tcbn07 bwph240l11p57pd baseat ulvtssgnp 0p675v 125c cworst CCworst T ccs, Gate Length: 11, Instance List: (Count: 8)
               (CKLNQD8BWP240H11P57PDULVT) u vc9000d_subsys/u part0/u_part0_subip/u_cmd/u_slave_apb/clk_gate_slave_wdata_reg_1 latch
               (CKLNQD10BWP240H11P57PDULVT) u vc9000d subsys/u part0/u part0 subip/u cmd/u slave async/clk gate slave rdata reg 0 latch
               (CKLNQD8BWP240H11P57PDULVT) u vcd wrap occ wrapper/vcd wrap psw lb tessent occ pclk 250m inst/tessent persistent cell cgc fast clock
               (CKBD8BWP240H11P57PDULVT) u_vcd_wrap_occ_wrapper/u_mmt_dft_OCC_pclk_FREQ_250M_post/u_mmt_clk_buf/d0nt_clk_buf
               (CKLNQD8BWP240H11P57PDULVT) u_vc9000d_subsys/u_part0/u_part0_subip/u_cmd/u_slave_apb/clk_gate_PRDATA_reg_0_latch_clone
               (CKLNQD8BWP240H11P57PDULVT) u vcd wrap occ wrapper/vcd wrap psw lb tessent occ pclk 250m inst/occ control/tessent persistent cell cgc SHIFT REG CLK
               (CKLNQD8BWP240H11P57PDULVT) u_vc9000d_subsys/u_part0/u_part0_subip/u_cmd/u_slave_apb/clk_gate_PRDATA_reg_0_latch_clone_1
               (CKLNOD8BWP240H11P57PDULVT) u vc9000d subsvs/u part0/u part0 subip/u cmd/u slave apb/clk gate slave wdata reg 0 latch
      Library: tcbn07 bwph240l8p57pd baseat lvtssqnp 0p675v 125c cworst CCworst T ccs, Gate Length: 8, Instance List: (Count: 2)
               (BUFFD8BWP240H8P57PDLVT) pclk I1716364528 N7BUF
               (MIX2DARWP240HRP57PDIVT) i yed wran oec wranner/yed wran new 1h tessent oec nelk 250m inst/tessent nersistent cell clock out mux
      Library: tcbn07 bwph240l8p57pd baseat ulvtssqnp 0p675v 125c cworst CCworst T ccs. Gate Length: 8. Instance List: (Count: 11)
               (DCCKND4BWP240H8P57PDULVT) u vcd wrap occ wrapper/vcd wrap psw lb tessent occ pclk 250m inst/occ control/CTS ccl inv 03435
               (DCCKBD4BWP240H8P57PDULVT) u vcd wrap occ wrapper/vcd wrap psw lb tessent occ pclk 250m inst/tessent persistent cell fast clock buf
               (DCCKND4BWP240H8P57PDULVT) u vcd wrap occ wrapper/vcd wrap psw lb tessent occ pclk 250m inst/occ control/CTS ccd inv 03684
```

Synergy for Excellence




- In Faraday's non-CK type flow, we won't report a non-CK cell in the drc_nonClkCell.rpt if we can't find the CK version of the cell.
- fstaH will report the all non-CK type cells even the cell has no any CK version.

There's no "ckbuffd1" footprint in the library



Usage of Aging Timing Analysis

- Hangtu project requires aging effect as timing signoff criteria.
- To avoid confusion, please divide the folder into non-aging libs and aging libs to run fstaH.



- For Setup timing check, just change the libraries to aging libs.
 - For example:

tcbn07_bwph240l8p57pd_baseat_lvtssgnp_0p675v_m40c_cworst_CCworst_T_hm_lvf_p_ccs.db





Usage of Aging Timing Analysis

For Hold timing check:

- Change to aging libs.
- Put the all * aging.pt to your directory specified in STA MARGIN POCV DIR (aging file reference: /auto/t_ASICQA2024/ada/proj/FXW1AA001A/FE/0_Initial/bakAC/POCVM_AGING/*)
- Add two options in setup.ftc.fsta: STA USERSPECIFIED SPECIAL DERATE FROM PROJ BASED SETUP = Signoff derate 7 setup aging.tcl STA USERSPECIFIED SPECIAL DERATE FROM PROJ BASED HOLD = Signoff derate_7_hold_aging.tcl
- Please be aware of any Error meesage fstaAging-005 in the log.

** Error(fstaAging-005): /home/t_FXW1AA001A_FE/kc_test/sta/flow/aging/out_pt/tcbn07_ bwph240l8p57pd mbat svtssgnp 0p675v m40c cworst CCworst T aging.pt doesn't exist.

Synergy for Excellence



Option of Keeping Unconnected Cells

- Add an option of keeping unconnected cells in Primetime.
 STA_KEEP_UNCONNECTED_CELLS = ON
- There is a variable be added in the script:

```
set link keep unconnected cells true
```

N7A Hold Uncertainty Update

The hold uncertainty of N7A is changed from 0ps to 5ps.

```
set_propagated_clock [all_clocks]
set_clock_uncertainty -hold 0.005 [all_clocks]
set_noise_parameters -enable_propagation -analys:
```

Synergy for Excellence



Confidential information

The material is being disclosed to you pursuant to a non-disclosure agreement between you or your employer and Faraday. Information disclosed in this presentation may be used only as permitted under such an agreement.

Legal notice

The information contained in this presentation is intended to provide a general guide as to which product is suited for a given requirement and shows suggested product applications. Specified functions and properties for products are only valid when handling instructions and other stated conditions and recommendations have been considered and followed. All descriptions, illustrations and dimensions in the information represent general particulars and do not form part of any contract. All information is provided "as is", with no guarantee of completeness, accuracy, timeliness or of the results obtained from the use of the information, and without warranty of any kind, express or implied, including but not limited to warranties of performance. All information is subject to change without prior notice. Faraday assumes no responsibility whatsoever for any errors or inaccuracies about the information.