

# LayerNorm FPGA (Standard & Approximation)


#### CONTENTS

- 1. LN Approximation Model
  - 1. Pairwise module
  - 2. PWL module
  - 3. Layer Normalization
- 2. Apply FPGA
- 3. Plans for Next











# Pairwise\_module





#### Stage1: 64 → 32

```
for (s = 0; s < 32; s = s + 1) begin : STAGE1
    cal_intval_mean u (
        .clk(clk), .rst_n(rst_n),
        .in_valid(in_valid),
        .out_valid(stage1_valid_bus[s]),
        .mu1(mu[2*s]), .mu2(mu[2*s+1]),
        .M1(M[2*s]), .M2(M[2*s+1]),
        .n1(n[2*s]), .n2(n[2*s+1]),
        .mu_out(mu_stage1[s]),
        .m_out(M_stage1[s]),
        .n_out(n_stage1[s]))
}</pre>
```

#### Stage2: 32 → 16

```
for (s = 0; s < 16; s = s + 1) begin : STAGE2
    cal_intval_mean u (
        .clk(clk), .rst_n(rst_n),
        .in_valid(stage1_valid),
        .out_valid(stage2_valid_bus[s]),
        .mu1(mu_stage1[2*s]), .mu2(mu_stage1[2*s+1]),
        .M1(M_stage1[2*s]), .M2(M_stage1[2*s+1]),
        .n1(n_stage1[2*s]), .n2(n_stage1[2*s+1]),
        .mu_out(mu_stage2[s]),
        .M_out(M_stage2[s]),
        .n_out(n_stage2[s])
);</pre>
```


#### Stage3: 16 → 8

```
for (s = 0; s < 8; s = s + 1) begin : STAGE3
    cal_intval_mean u (
        .clk(clk), .rst_n(rst_n),
        .in_valid(stage2_valid),
        .out_valid(stage3_valid_bus[s]),

        .mu1(mu_stage2[2*s]), .mu2(mu_stage2[2*s+1]),
        .M1(M_stage2[2*s]), .M2(M_stage2[2*s+1]),
        .n1(n_stage2[2*s]), .n2(n_stage2[2*s+1]),
        .mu_out(mu_stage3[s]),
        .m_out(M_stage3[s]),
        .n_out(n_stage3[s])
);
end</pre>
```

end

# Pairwise\_module



end

end

#### Stage6: 2 → 1 Stage5: 4 → 2 Stage4: $8 \rightarrow 4$ // Output logic for (s = 0; s < 2; s = s + 1) begin : STAGE5 always @(posedge clk or negedge rst\_n) begin cal\_intval\_mean u6 ( for (s = 0; s < 4; s = s + 1) begin : STAGE4 cal intval mean u ( if (!rst\_n) begin .clk(clk), .rst\_n(rst\_n), cal\_intval\_mean u ( .clk(clk), .rst\_n(rst\_n), mean\_out <= 0; .in\_valid(stage5\_valid), .clk(clk), .rst\_n(rst\_n), .in\_valid(stage4\_valid), var\_out <= 0; .out\_valid(stage6\_valid), .in\_valid(stage3\_valid), .out\_valid(stage5\_valid\_bus[s]), out\_valid <= 0; .out\_valid(stage4\_valid\_bus[s]), end else if (stage6 valid d1) begin M1(M\_stage5[0]), .M2(M stage5[1]). Stage3 .M1(M\_stage4[2\*s]), .M2(M\_stage4[2\*s+1]), mean\_out <= mu\_stage6;</pre> .n1(n\_stage5[0]), .M1(M\_stage3[2\*s]), .M2(M\_stage3[2\*s+1]), .n2(n\_stage5[1]), .n1(n\_stage4[2\*s]), .n2(n\_stage4[2\*s+1]), var\_out <= M\_stage6[23:8];</pre> .mu\_out(mu\_stage6), .n2(n\_stage3[2\*s+1]), .n1(n\_stage3[2\*s]), .mu\_out(mu\_stage5[s]), out valid <= 1'b1; .M\_out(M\_stage6), .mu\_out(mu\_stage4[s]), .M out(M stage5[s]), end else begin .M\_out(M\_stage4[s]), .n\_out() .n\_out(n\_stage5[s]) out\_valid <= 1'b0; .n out(n stage4[s])

);

end

# cal\_intval\_mean

(1) delta = mu1 - mu2 ADD

(2) delta2 = delta \* delta MULT

(3) cross = (n1 \* n2 \* delta2) / (n1 + n2) ADD/MULT/SHIFT/LOG2

(4) mu\_acc = (mu1 \* n1 + mu2 \* n2) ADD/MULT

(5)  $M_{out} = M1 + M2 + cross$  ADD

(6)  $mu_out = mu_acc / (n1 + n2)$  ADD/SHIFT/LOG2

 $(7) n_out = n1 + n2 ADD$ 

ADD(SUB)	c_addsub_add
MULT	mult_gen_mult
LOG2	Using LUT

```
module cal_intval_mean (
                                                    wire [31:0] n1_q16 = {n1, 16'b0};
     input wire
                        clk,
                                                    wire [31:0] n2_q16 = {n2, 16'b0};
    input wire
                        rst_n,
                                                    wire [31:0] mu1_q16 = {mu1, 8'b0};
                        in valid,
           wire
                                                    wire [31:0] mu2_q16 = {mu2, 8'b0};
                        out_valid,
    output reg
                                                    wire signed [31:0] delta;
                                                    wire [31:0] delta2;
           wire [15:0] mu1,
                                                    wire [31:0] n1n2;
           wire [15:0] mu2,
                                                    wire [31:0] cross_numerator;
           wire [31:0] M1,
                                                    wire [31:0] cross;
           wire [31:0] M2,
                                                    wire [31:0] mu1_n1, mu2_n2;
           wire [7:0] n1,
                                                    wire [31:0] mu_acc;
    input wire [7:0] n2,
                                                    wire [31:0] M_tmp;
                                                    wire [31:0] M_sum;
                                                    wire [7:0] n_sum;
    output reg [15:0] mu_out,
                                                    wire [31:0] mu_total;
    output reg [31:0] M_out,
                                                    wire [15:0] mu_final;
    output reg [7:0] n_out
                                                    wire [3:0] shift_n;
      c_addsub_sub delta_sub (
                                                                              c_addsub_add muacc_add (
           .A(mu1_q16), .B(mu2_q16), .CLK(clk), .CE(1'b1), .S(delta)
                                                                                   mult_gen_mult delta_square_mul (
           .A(delta), .B(delta), .CLK(clk), .P(delta2)
                                                                              c addsub add M add (
                                                                                  .A(M1), .B(M2), .CLK(clk), .CE(1'b1), .S(M_tmp)
      mult_gen_mult n1n2_mul (
           .A(n1_q16), .B(n2_q16), .CLK(c1k), .P(n1n2)
                                                                              c_addsub_add M_cross_add (
                                                                                  .A(M_{tmp}), .B(cross), .CLK(clk), .CE(1'b1), .S(M_sum)
       mult_gen_mult cross_num_mul (
                                                                              c_addsub_add8 n_sum_add8 (
           .A(n1n2), .B(delta2), .CLK(clk), .P(cross_numerator)
                                                                                  .A(n1), .B(n2), .CLK(c1k), .CE(1'b1), .S(n_sum)
                                                                              );
      mult_gen_mult mu1n1_mul (
                                                                              log2_lut u_log2 (
                                                                                  .n_sum(n_sum), .log2_val(shift_n)
           .A(mu1_q16), .B(n1_q16), .CLK(c1k), .P(mu1_n1)
```


mult\_gen\_mult mu2n2\_mul (

.A(mu2\_q16), .B(n2\_q16), .CLK(c1k), .P(mu2\_n2)


assign cross = cross\_numerator >> shift\_n;

assign mu\_total = mu\_acc >> shift\_n;


assign mu\_final = mu\_total[23:8];





#### (2) Input: 32 values of 0x0000 + 32 values of 0x1fff (31.966)




Q8.8 input hex (Dec)	(1)	(2)	Accuracy
Mean	0x1040 (16.25)	0x0fff (15.996)	100%
Mean expected	0x1040 (16.25)	0x0fff (15.996)	(error=0%)
Variance	0x5400 (84.0)	0xfc00 (252.0)	98.46%
Variance expected	0x5550 (85.313)	0xffb1 (255.246)	(error=1.54%)












```
module LUT_sqrt (
                                                      // Region decision
    input wire
                       clk,
                                                       always @(*) begin
                       rst_n,
                                                          if (x_in < breakpoints[1])</pre>
                                                                                          next_region = 0;
                       in_valid,
    input
                                                          else if (x_in < breakpoints[2]) next_region = 1;
    input wire [15:0] x_in,
                                                          else if (x_in < breakpoints[3]) next_region = 2;</pre>
                       out_valid,
   output reg
                                                          else if (x_in < breakpoints[4]) next_region = 3;
   output reg [15:0] slope_out,
                                                          else if (x_in < breakpoints[5]) next_region = 4;
   output reg [15:0] intercept_out
                                                          else if (x_in < breakpoints[6]) next_region = 5;
                                                          else if (x_in < breakpoints[7]) next_region = 6;
    localparam integer N_SEGMENTS = 8;
                                                                                          next_region = 7;
                                                       end
   reg [15:0] breakpoints [0:N_SEGMENTS];
   reg [15:0] slopes
                          [0:N_SEGMENTS-1];
                                                       // Save Region
   reg [15:0] intercepts [0:N_SEGMENTS-1];
                                                       always @(posedge clk or negedge rst_n) begin
                                                          if (!rst_n) begin
   reg [2:0] region;
                                                               region <= 0;
                                                               region_valid <= 0;
   // internal wire
                                                          end else begin
   reg [2:0] next_region;
                                                               if (in_valid) begin
             region_valid;
                                                                  region <= next_region;
                                                                  region_valid <= 1;
                                                               end else begin
                                                                   region_valid <= 0;
                                                               end
                                                          end
                                                       end
                                                       // Output
                                                       always @(posedge clk or negedge rst_n) begin
                                                          if (!rst_n) begin
                                                               slope_out
                                                                            <= 0;
                                                               intercept_out <= 0;
                                                               out_valid
                                                          end else begin
                                                                             💶 slopes[region];
                                                               slope_out
                                                                             intercepts[region].
                                                               intercept_out
                                                               out_valid
                                                                             <= region_valid;
```




#### sqrt(x) = x \* slopes[i] + intercepts[i]

```
initial begin
   breakpoints[0] = 16'h0003; // 0.0117
   breakpoints[1] = 16'h00F7; // 0.9648
   breakpoints[2] = 16'h04A9; // 4.6602
   breakpoints[3] = 16'h0003; // 12.0117
   breakpoints[4] = 16'h17BF; // 23.7461
   breakpoints[5] = 16'h28A1; // 40.6328
   breakpoints[6] = 16'h3F38; // 63.2188
   breakpoints[7] = 16'h5BDB; // 91.8555
   breakpoints[8] = 16'h7F00; // 127.0000
    slopes[0] = 16'h00E2; // 0.8828
   slopes[1] = 16'h004F; // 0.3086
   slopes[2] = 16'h002D; // 0.1758
   slopes[3] = 16'h001F; // 0.1211
   slopes[4] = 16'h0017; // 0.0898
   slopes[5] = 16'h0012; // 0.0703
   slopes[6] = 16'h000F; // 0.0586
    slopes[7] = 16'h000C; // 0.0469
    intercepts[0] = 16'h0038; // 0.2188
    intercepts[1] = 16'h0006; // 0.7734
    intercepts[2] = 16'h0166; // 1.3984
    intercepts[3] = 16'h0214; // 2.0781
    intercepts[4] = 16'h02CE; // 2.8086
    intercepts[5] = 16'h0393; // 3.5742
    intercepts[6] = 16'h0461; // 4.3789
    intercepts[7] = 16'h0536; // 5.2109
end
```






```
module LUT_rsqrt (
                                                   // Region decision (combinational)
    input wire
                       clk,
                                                   always @(*) begin
                                                              (x_in < breakpoints[1]) next_region = 0;
    input wire
                       rst_n,
                                                       else if (x_in < breakpoints[2]) next_region = 1;</pre>
                       in_valid,
    input
          wire [15:0] x_in,
                                                       else if (x_in < breakpoints[3]) next_region = 2;</pre>
                       out_valid,
    output reg
                                                       else if (x in < breakpoints[4]) next_region = 3;
    output reg [15:0] slope_out,
                                                       else if (x_in < breakpoints[5]) next_region = 4;
   output reg [15:0] intercept_out
                                                       else if (x_in < breakpoints[6]) next_region = 5;</pre>
                                                       else if (x_in < breakpoints[7]) next_region = 6;
                                                                                        next_region = 7;
    localparam integer N_SEGMENTS = 8;
                                                   end
    reg [15:0] breakpoints [0:N_SEGMENTS];
                                                   // Save region (1 cycle)
    reg [15:0] slopes
                           [0:N_SEGMENTS-1];
                                                   always @(posedge clk or negedge rst_n) begin
    reg [15:0] intercepts [0:N_SEGMENTS-1];
                                                       if (!rst_n) begin
                                                           region <= 0;
    reg [2:0] region;
                                                           region_valid <= 0;
              region_valid;
                                                       end else if (in_valid) begin
    reg [2:0] next_region;
                                                           region <= next_region;</pre>
                                                           region_valid <= 1;
                                                       end else begin
                                                           region_valid <= 0;
                                                       end
                                                   end
                                                   // Output (1 cycle)
                                                   always @(posedge clk or negedge rst_n) begin
                                                       if (!rst_n) begin
                                                                         <= 0;
                                                           slope_out
                                                           intercept_out <= 0;</pre>
                                                           out_valid
                                                                         <= 0;
                                                       end else begin
                                                                          <= slopes[region];
                                                           slope_out
                                                           intercept_out <= intercepts[region];
                                                                          <= region_valid;
                                                           out_valid
                                                       end
                                                   end
```




#### 1/sqrt(x) = sqrt(x) \* slopes[i] + intercepts[i]


```
initial begin
   breakpoints[0] = 16'h001A; // 0.1016
   breakpoints[1] = 16'h0024; // 0.1406
   breakpoints[2] = 16'h0038; // 0.2188
   breakpoints[3] = 16'h005A; // 0.3516
   breakpoints[4] = 16'h0099; // 0.5977
   breakpoints[5] = 16'h0114; // 1.0703
   breakpoints[6] = 16'h0216; // 2.0898
   breakpoints[7] = 16'h0482; // 4.5078
   breakpoints[8] = 16'h0B45; // 11.2695
   slopes[0] = 16'hB541; // -74.7461
                                               signed
   slopes[1] = 16'hDFA3; // -32.3633
   slopes[2] = 16'hF339; // -12.7773
   slopes[3] = 16'hFB5F; // -4.6289
   slopes[4] = 16'hFE80; // -1.5
   slopes[5] = 16'hFF93; // -0.4258
   slopes[6] = 16'hFFE6; // -0.1016
   slopes[7] = 16'hFFFB; // -0.0195
   intercepts[0] = 16'h1164; // 17.3906
   intercepts[1] = 16'h0B78; // 11.4688
   intercepts[2] = 16'h0738; // 7.2188
   intercepts[3] = 16'h045A; // 4.3398
   intercepts[4] = 16'h027C; // 2.4844
   intercepts[5] = 16'h0154; // 1.3281
   intercepts[6] = 16'h00A6; // 0.6484
   intercepts[7] = 16'h0047; // 0.2773
```


end







```
module PWL_eval #(parameter N = 16)(
                            rst_n,
   input wire
                            in_valid,
   input wire
   input wire signed [N-1:0] x_in,
                                         // Q8.8 input value
   input wire signed [N-1:0] slope,
                                         // Slope from LUT
   input wire signed [N-1:0] intercept, // Intercept from LUT
   output reg signed [N-1:0] y_out,
                                         // Result: y = slope * x + intercept
                            out_valid
   output reg
   // Multiplication result (Q8.8 * Q8.8 = Q16.16 \rightarrow convert back to Q8.8)
   wire signed [N-1:0] mult_result;
   mult_gen_mult mul (
      .CLK(clk), .A(slope), .B(x_in), .P(mult_result)
   // Addition using CLA (Carry Lookahead Adder)
   wire signed [N-1:0] sum_result;
   c_addsub_add adder (
      .A(mult_result), .B(intercept), .CLK(clk), .CE(1'b1), .S(sum_result)
 always @(posedge clk or negedge rst_n) begin
      if (!rst_n) begin
          y_out <= 0;
          out_valid <= 0;
      end else begin
          if (valid pipe[1]) begin
              y_out
                         <= sum_result
              out_valid <= 1'b1;
          end else begin
              out_valid <= 1'b0;
          end
      end
  end
```








Q8.8 input hex (Dec)	X_in=0080 (0.5)	X_in=0200 (2.0)	X_in=0a00 (10.0)	X_in=1400 (20.0)	X_in=1e00 (30.0)	Accuracy
Sqrt	0x00a9 (0.660)	0x0164 (1.391)	0x0328 (3.156)	0480 (4.5)	0580 (5.5)	
Sqrt expected	0x00b5 (0.707)	0x016a (1.414)	0x032a (3.164)	0479 (4.473)	057a (5.477)	
Sqrt accuracy	93.37%	98.34%	0x99.75%	99.39%	99.57%	98.08% (error=1.92%)
reciprocal	0x017e (1.492)	0x00bc (0.734)	0x0053 (0.324)	0031 (0.191)	002b (0.168)	
reciprocal expected	0x016a (1.414)	0x00b5 (0.707)	0x0051 (0.316)	0039 (0.223)	002f (0.184)	
Reciprocal accuracy	94.48%	96.13%	97.53%	85.96%	91.49%	93.10% (error=6.90%)











```
// 1 clock delay cycle to store reg
reg [0:0] delay cnt;
always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
       delay cnt <= 0;
       out valid <= 0;
    end else if (in_valid && in_ready) begin
       delay cnt <= 1;
       out valid <= 0;
    end else if (delay cnt != 0) begin
       delay cnt <= delay cnt - 1;
       out valid <= 1; // out valid is 1 after 1 clk delayed
    end else if (out valid && out ready) begin
       out valid <= 0;
    end else begin
       out valid <= 0;
    end
```


end


Using addsub IP → 2 Latency = 1 Latency(add) + 1 Latency(reg)

Using mult IP → 6 Latency = 4 Latency(mult) + 1 Latency(reg) + 1 Latency(dbg)

During debugging, extra 1 cycles are added for safe result verification, resulting in more delay than the actual waveform.

Thus will reduce the Latency.





#### 64 random input values ranging from 3.00 to 5.00


	Real	Approx	Accuracy(%)
Input Value	3.37	0x0360(3.375)	99.85
Mean	3.937	0x03ec(3.922)	99.61
Variance	0.368	0x005d(0.363)	98.64
1/Variance	1.649	0x01db(1.855)	87.51
Result(Norm)	-0.935	0xfefc(-1.016)	91.34
Norm mean	0	0.004	-

Accuracy(%)	data count
90 ~ 100	31
80 ~ 90	26
Other	7

# 64 random input values ranging from 3.00 to 5.00


Accuracy dropped due to the narrow input range (var  $\approx$  0), which is much smaller than the expected real-case variance (20  $\sim$  30).

Therefore, LUT range will be redefined based on the actual input distribution.



Output 64 \* 16bit  $\rightarrow$  [1023:0] : 1024EA

Other port(clk, rst...) : 6EA




Need 2054 I/O port, But only exist 210 I/O port

→ Using FSM(Finite State Machine)


# When Calculate add, sub, mult.

#### When not using IP



#### Too many used LUT, DSP → Consider IP

**Using IP** 




# **Logic Overview**

**Top\_module**: include LN\_module, FSM, ILA.

**LN\_module**: Performs normalization on input data


: Used to verify correct operation on FPGA before applying BRAM

ILA : Used to observe signal values and confirm correct operation on FPGA




#### **Logic Overview**

);



```
LN module u ln (
    .clk(clk),
                             // lbit, input
                                                                                                                                   // lbit, input
                                                                                                                 .clk(clk),
    .rst n(rst n),
                             // 1bit, input
                                                                                                                 .probe0(rst n),
                                                                                                                                   // 1bit, input
    .in valid(in valid),
                            // lbit, input
                                                                                                                 .probel(in valid), // 1bit, input
                                                                                                                 .probe2(in ready), // 1bit, input
    .in ready(in ready),
                            // 1bit, output
                                                                                                                 .probe3(out valid), // 1bit, input
    .out valid(out valid), // 1bit, output
                                                                                                                 .probe4(out ready), // 1bit, input
    .out ready(out ready), // 1bit, input
                                                                                                                                   // 64*16bit => 1024, input
                                                                                                                 .probe5(a in),
    .a in(a in),
                             // 64*16bit => 1024, input
                                                                                                                 .probe6(norm out) // 64*16bit => 1024, input
    .norm out(norm out)
                            // 64*16bit => 1024, output
                                                                                                            );
```



However, Error occurred due to excessive resource usage during the pairwise computation of the 64 input values.

Therefore, the data input will be changed to 32 elements, as proposed in the paper.

#### Error about 64 Inputs.

Error due to excessive resource usage.

Occurred during pairwise computation (64 inputs).

#### Plan to Solve : change 32 Inputs

Change input size :  $64 \rightarrow 32$  elements

Mult IP : 1-cycle  $\rightarrow$  4-cycle (allows higher freq.)

#### **Latency Change**

Pairwise stage : 6 cycles  $\rightarrow$  15 cycles

GPT-2 model(768) : +12 cycles

Removed  $64 \rightarrow 32$  conversion stage: -15 cycles

#### **Conclusion**

Higher frequency possible

Net latency reduced by 3 cycles

Reduces resource consumption compared to 64-input design

# **Plans for Next**

• Change the number of input data from 64 to 32.

Redefine the LUT based on the updated input data.

Reduce unnecessary latency (originally added for debugging purposes).

Enable continuous data input through pipelining. +) also using BRAM

Upload the design to the FPGA and compare it with the baseline model.