
LayerNorm FPGA (Standard & Approximation)

CONTENTS

- 1. Modules Required for LayerNorm Acceleration
- 2. Check the IP Catalog Latency
- 3. VPU for LayerNorm Acceleration
- 4. LN Approximation Model
 - 1. LN Approximation Model
 - 2. Compare the Standard and Approximation
- 5. Plans for Week


Modules Required for LayerNorm Acceleration




Module	Used in Equation	module
Adder(Subtractor)	$x_i - \mu$, etc.	IP Catalog
Multiplier	$(x_i - \mu)^2$, etc.	IP Catalog
Accummulator(Adder Tree)	$\sum x_i$	IP Catalog(Adder)
Reciprocal(Devide)	$\mu = \frac{1}{N} \sum x_i$	IP Catalog
Reciprocal Sqrt	$\frac{x_i - \mu}{\sqrt{\sigma_i^2 + \epsilon}}$	IP Catalog


Vector Processing Unit

Schematic of VFU





Module	IP	latency
ADD(SUB)	Using floating_point_(add)	12
ADDER TREE	Using floating_point_(add)	12 * 6 (6 Level : 64 → 32 →1)
MULT	Using floating_point_(mult)	7
MULT 1/N	floating_point_(div)	16
RECIP_SQRT	floating_point_(rsqrt)	5




ADD						
Input A	3c00(1)					
Input B	4000(2)					
Result	4200(3)					

												0
												0
			2							X		t[1:0] 2
		2004200	2004	42004						xxx	04200420042	rec[63:0] 4
		c003c00	c003	3c003						xxx	03c003c003c0	rec[63:0]
4000400040004000					0000	000000	00000			··	04000400040	_result[63:0] 4
												sy 0
			010	00000						(-	00010	OTH[31:0] 0
			1004	00000							00004	1:0] 0
												JB

SUB					
Input A	4200(3)				
Input B	3c00(1)				
Result	4000(2)				

Apply CLA the reduce the Latency and Q8.8(8 int, 8 fraction)


Module	IP	latency
ADD(SUB)	Using floating_point_(add)	12
ADDER TREE	Using floating_point_(add)	12 * 6 (6 Level : 64 \rightarrow 32 \rightarrow 1)
MULT	Using floating_point_(mult)	7
MULT 1/N	floating_point_(div)	16
RECIP_SQRT	floating_point_(rsqrt)	5



```
module addsub_reg #(
   parameter N = 4,
   parameter WIDTH = 16
   input wire clk,
   input wire rst,
   input wire en,
   input wire sub, // 0: add, 1: sub
   input wire [N*WIDTH-1:0] a_vec,
   input wire [N*WIDTH-1:0] b_vec,
   output wire [N*WIDTH-1:0] result_vec
genvar i;
generate
   for (i = 0; i < N; i = i + 1) begin : addsub_array
       wire [1:0] op_i;
       wire
                 en_i;
       assign op_i = {l'b0, sub};
       assign en_i = en;
                                           IP catalog
       floating_point_addsub u_fp_addsub
           .s_axis_a_tvalid(en_i),
           .s_axis_a_tdata(a_vec[i*WIDTH +: WIDTH]),
           .s_axis_b_tvalid(en_i),
           .s_axis_b_tdata(b_vec[i*WIDTH +: WIDTH]),
           .s_axis_operation_tvalid(en_i),
           .s_axis_operation_tdata(op_i),
           .m_axis_result_tvalid(),
           .m_axis_result_tready(1'bl),
           .m_axis_result_tdata(result_vec[i*WIDTH +: WIDTH])
   end
endgenerate
endmodule
```

Apply CLA the reduce the Latency and Q8.8(8 int, 8 fraction)

Module	IP	latency
ADD(SUB)	Using floating_point_(add)	12
ADDER TREE	Using floating_point_(add)	12 * 6 (6 Level : 64 → 32 →1)
MULT	Using floating_point_(mult)	7
MULT 1/N	floating_point_(div)	16
RECIP_SQRT	floating_point_(rsqrt)	5





Mult Latency: 7

		MULT		
Input A	4600(6)	4400(4)	4200(3)	4000(2)
Input B	4000(2)	4000(2)	4000(2)	4000(2)
Result	4a00(12)	4800(8)	4600(6)	4400(4)


```
module mult_reg #(
    parameter N = 4,
    parameter WIDTH = 16
) (
    input wire clk,
    input wire rst,
    input wire en,
    input wire [N*WIDTH-1:0] a_vec,
    input wire [N*WIDTH-1:0] b_vec,
    output wire [N*WIDTH-1:0] result_vec
);
genvar i;
generate
    for (i = 0; i < N; i = i + 1) begin : mult_array
        wire en i;
        assign en_i = en;
                                       IP catalog
        floating_point_mult u_fp_mult
            .aclk(clk),
            .s_axis_a_tvalid(en_i),
            .s_axis_a_tdata(a_vec[i*WIDTH +: WIDTH]),
            .s_axis_b_tvalid(en_i),
            .s_axis_b_tdata(b_vec[i*WIDTH +: WIDTH]),
            .m_axis_result_tvalid(),
            .m_axis_result_tready(1'bl),
            .m_axis_result_tdata(result_vec[i*WIDTH +: WIDTH])
        );
    end
endgenerate
endmodule
```


Schematic of SFU






Schematic of ADDER TREE






Module	IP	latency
ADD(SUB)	Using floating_point_(add)	12
ADDER TREE	Using floating_point_(add)	12 * 6 (6 Level : 64 → 32 →1)
MULT	Using floating_point_(mult)	7
MULT 1/N	floating_point_(div)	16
RECIP_SQRT	floating_point_(rsqrt)	5



```
module adder_tree #(
    parameter N = 4,
    parameter WIDTH = 16
) (
    input wire clk,
    input wire rst,
    input wire en,
    input wire [N*WIDTH-1:0] in_vec,
    output wire [WIDTH-1:0] sum_out
    wire [WIDTH-1:0] in_data [0:N-1];
    genvar i;
    generate
        for (i = 0; i < N; i = i + 1) begin : input_split
            assign in_data[i] = in_vec[i*WIDTH +: WIDTH];
    endgenerate
    wire [WIDTH-1:0] level_1 [0:(N/2)-1];
    wire [WIDTH-1:0] level_2;
     // 1st LEVEL(N=4 : 4 \rightarrow 2)
        for (i = 0; i < N/2; i = i + 1) begin : levell_add
            floating_point_addsub u_fp_add_L1 (
                .aclk(clk),
                .s_axis_a_tvalid(en),
                .s_axis_a_tdata(in_data[2*i]),
                .s_axis_b_tvalid(en),
                .s_axis_b_tdata(in_data[2*i+1]),
                .s_axis_operation_tvalid(en),
                .s_axis_operation_tdata(2'b00), // ADD
                .m_axis_result_tvalid(),
                .m_axis_result_tready(1'b1),
                .m_axis_result_tdata(level_1[i])
        end
     endgenerate
```

Apply ADDER TREE instead Accumulator
But Using the Pairwise to calculate variance and
also using Shifter reason why denominator is power 2


Module	IP	latency
ADD(SUB)	Using floating_point_(add)	12
ADDER TREE	Using floating_point_(add)	12 * 6 (6 Level : 64 → 32 →1)
MULT	Using floating_point_(mult)	7
MULT 1/N	floating_point_(div)	16
RECIP_SQRT	floating_point_(rsqrt)	5




ADDER TREE						
Input A[63:0]	3c00(1)					
Result	5400(64)					

Apply ADDER TREE instead Accumulator
But Using the Pairwise to calculate variance and
also using Shifter reason why denominator is power 2

Module	IP	latency
ADD(SUB)	Using floating_point_(add)	12
ADDER TREE	Using floating_point_(add)	12 * 6 (6 Level : 64 → 32 →1)
MULT	Using floating_point_(mult)	7
MULT 1/N	floating_point_(div)	16
RECIP_SQRT	floating_point_(rsqrt)	5





LATECNCY: 88


adder_div module code


```
wire div ready;
assign div ready = downstream ready; // downstream 0| ready 0| ₺ divider도 ready
assign input_ready = sum_ready_all & div_ready;
adder u_adder (
    .clk(clk),
    .rst n(rst n),
    .x(a vec),
    .x_valid(in_valid),
    .sum_ready_all(sum_ready_all),
    .next ready(div ready),
                                    // send to sum when ready to divider
    .sum_valid(sum_valid),
    .sum(adder sum)
// 2. Divide sum by constant 64.0
wire [15:0] const 64 fp16 = 16'h5400; // 64.0 in FP16
floating point div u div (
    .aclk(clk),
    .s axis a tvalid(sum valid),
    .s axis a tdata(adder sum),
    .s axis b tvalid(1'b1),
    .s axis b tdata(const 64 fp16),
    .m_axis_result_tvalid(out_valid),
    .m_axis_result_tdata(mean),
    .m axis result tready(div ready) // output result when the divider is downstream ready
```


ADDER TREE + MULT 1/N				
Input A	4400(4) * 8	4200(3) * 8	4000(2) * 8	3c00(1) *
Result	4100(2.5) := (4+3+2+1) * 8 / 64			

Apply ADDER TREE instead Accumulator
But Using the Pairwise to calculate variance and
also using Shifter reason why denominator is power 2

Schematic of TOP_module








Not Using the **SUB &EXP, RECIP** reason why using Softmax

Separate 7 **Stage**

- **1. Store** the **INPUT data** $X_i[63:0]$ where BRAM BUFFER
- 2. Calculate **mean** μ_{χ} [63: 0]
- 3. Substrate $X_i[63:0] \mu_x[63:0]$
- 4. Calculate $\frac{1}{\sigma_x[63:0]}$
- 5. Mult $\frac{1}{\sigma_x[63:0]}$ and $X_i[63:0] \mu_x[63:0]$ to Normalize
- 6. Mult Weight
- 7. Add bias



Operation

VFU – bypass

SFU – bypass

store the **BRAM BUFFER**

Module	IP	latency
Block memory Generator	BRAM BUFFER	-

Stage1 Result : X_i [63:0]

Stage 1


```
module LN stage12(
    input wire clk,
    input wire rst n,
    input wire x valid,
                                    // Set x valid when Input data valid
    input wire [64*16-1:0] a,
                                   // Input data 64EA * 16bit(IEEE)
    input wire downstream_ready,
                                    // Consider to IP latency
    output wire input ready,
                                    // Consider to IP latency
    output reg [15:0] mean out,
                                   // Result of output value -> mean
    output reg mean valid
                                    // Check the output data is valid
);
   // Stagel : Store the input value where the register when both x valid & input ready
                                    // input value data is 64EA * 16bit
    reg [64*16-1:0] reg a;
    reg stage1 valid;
   always @(posedge clk or negedge rst n) begin
       if (!rst n) begin
                         <= \{64*16\{1'b0\}\};
            reg a
            stage1 valid <= 1'b0;
       end else if (x valid && input ready) begin // when x valid and input ready is 1
                                                    // Store the value where the register
            reg a
            stage1 valid <= 1'b1;
                                                    // Set stage1 valid => 1
        end else begin
            stage1 valid <= 1'b0;
        end
    end
```

Input data_tb

```
// prepare input vector pattern: 1.0,2.0,4.0,8.0 repeating
for (i = 0; i < 64; i = i + 1) begin
  case (i % 4)
    0: a[i*16 +:16] = 16'h3C00; // 1.0
    1: a[i*16 +:16] = 16'h4000; // 2.0
    2: a[i*16 +:16] = 16'h4400; // 4.0
    3: a[i*16 +:16] = 16'h4800; // 8.0
  endcase
end</pre>
```

	Input 1	Input 2	Input 3	Input 4
Input A	4800(8.0)	4400(4.0)	4000(2.0)	3C00(1.0)
Result	4800(8.0)	4400(4.0)	4000(2.0)	3C00(1.0)

Stage1 Result : $X_i[63:0]$



Module	IP	latency
ADDER TREE	Using floating_point_(add)	12 * 6 (6 Level : 64 \rightarrow 32 \rightarrow 1)
MULT 1/N	floating_point_(div)	16

Operation

VFU – bypass

SFU – ADDER TREE = $\sum_{i=0}^{63} X_i$

 \rightarrow Div(Mult 1/N) = μ_{χ}


Broadcast **Scalar to Vector**

Stage2 Result : μ_{χ} [63: 0]

Stage 2

endmodule

```
// Stage2 : Calculate the total sum of the input value and divide the N(64)
wire div ready;
wire div valid;
wire [15:0] div mean;
adder div u div (
    .clk
                       (clk),
                      (rst_n),
    .rst n
    .in valid
                      (stagel valid),
                                             // stage1 valid -> set 1 where stage 1
    .a vec
                       (reg_a),
                                             // input value -> reg a
    .downstream ready (downstream ready),
                                             // Check the next stae is Ready
                       (div valid),
                                             // output the 1 when done the calculate adder div
                       (div mean),
                                             // result of calculate Adder_Tree and divide
                       (div_ready)
                                             // Ready to input the data reg_a
);
always @(posedge clk or negedge rst_n) begin
    if (!rst n) begin
        mean out <= 16'd0;</pre>
        mean valid <= 1'b0;</pre>
        mean out <= div mean;</pre>
                                             // result : mean
        mean valid <= div valid;</pre>
                                             // valid the value when mean valid is 1
end
// back-pressure handshake
assign input ready = div ready;
```




data

Input A: reg_a(BRAM)

	Input 1	Input 2	Input 3	Input 4
Input A	4800(8.0)	4400(4.0)	4000(2.0)	3C00(1.0)
Result	4380(3.75)			

$$(8+4+2+1) \times {}^{16}/_{64} = 3.75$$

Stage2 Result : $\mu_x = 4380(3.75)$



Module	IP	latency
ADD(SUB)	Using floating_point_(add)	12

Operation

VFU – ADD(SUB) =
$$X_i[63:0] - \mu_x[63:0]$$

SFU – bypass

store the **BRAM BUFFER**

Stage3 Result : $X_i[63:0] - \mu_x[63:0]$

Stage 3

```
// per-lane ready/valid vectors
wire [63:0] sub a ready, sub b ready, diff valid vec;
wire [64*16-1:0] diff bus;
// Stage3(sub)'s ready & Stage 4's Ready state
assign input ready = (&sub a ready) && (&sub b ready) && downstream ready;
// diff valid: all channel's result valid
assign diff valid
                    = &diff valid vec;
                                              // sent to Stage 4 valid -> 1
assign diff vec
                     = diff bus;
                                              // result of Input A and B's diff
assign dbg sub valid = diff valid vec;
genvar gi;
generate
 for (gi = 0; gi < 64; gi = gi + 1) begin : GEN SUB
    addsub ı_sub (
                        (clk),
      .rst_n
                        (rst_n),
                        (in valid),
      .valid in
                                                  // Stage2 (mean) 's valid
      .add en
                        (1'b^{0}),
                                                  // subtraction mode
                        (a vec[gi*16 +:16]),
                                                  // input A : input vector value
                        (mean value),
                                                  // input B : \mu x
      .valid out
                        (diff_valid_vec[gi]),
      .ready in
                        (downstream ready),
       result
                        (diff bus[gi*16 +:16]),
                                                 // X i [63:0] - \mu x [63:0]
      .ready a
                        (sub a ready[gi]),
      .ready b
                        (sub b ready[gi])
    );
 end
endgenerate
              4800440040
™ a_vec[1023:0]
mean_value[15:0]
```


data

Input A : reg_a(BRAM)

Input B: $\mu_x[63:0]$: = 4380(3.75)

	Input 1	Input 2	Input 3	Input 4
Input A	4800(8.0)	4400(4.0)	4000(2.0)	3C00(1.0)
Input B	4380(3.75)	4380(3.75)	4380(3.75)	4380(3.75)
Result	4400(4.25)	3400(0.25)	BF00(-1.75)	C180(-2.75)

Stage3 Result : $X_i[63:0] - \mu_x[63:0]$



Module	IP	latency
MULT	Using floating_point_(mult)	7
ADDER TREE	Using floating_point_(add)	72(:= 12*6)
MULT 1/N	floating_point_(div)	16
RECIP_SQRT	floating_point_(rsqrt)	5

Operation

VFU – MULT =
$$(X_i[63:0] - \mu_x[63:0])^2$$

SFU – ADDER TREE =
$$\sum_{i=0}^{63} X_i - \mu_x$$

$$\rightarrow$$
 Div(Mult 1/N) = $\frac{1}{\sigma_x^2}$


$$\Rightarrow$$
 RECIP_SQRT = $\frac{1}{\sigma_{\chi}}$

Broadcast Scalar to Vector

Stage4 Result :
$$\frac{1}{\sigma_x[63:0]}$$

Stage 4-1

```
assign input_ready = (&a_ready) & (&b_ready) & downstream_ready;
// valid when all lanes have produced result
assign sq_valid = &sq_valid_vec;
assign squared_vec = sq_bus;
assign dbg sq valid = sq valid vec;
genvar i;
generate
 for (i = 0; i < 64; i = i + 1) begin : GEN_SQ
   floating point mult u sq (
      .s axis a tvalid
                            (in valid),
      .s_axis_a_tdata
                            (diff vec[i*16 +:16]),
                                                      // input diff vec(vec - mean)
      .s_axis_a_tready
                            (a_ready[i]),
      .s axis b tvalid
                            (in valid)
      .s axis b tdata
                            (diff vec[i*16 +:16]),
                                                      // input diff vec(vec - mean)
      .s axis b tready
                            (b ready[i]),
      .m axis result tvalid (sq valid vec[i]),
      .m axis result tdata (sq bus[i*16 +:16]),
                                                      // Result : (X i [63:0] - \mu x [63:0])^2
      .m_axis_result_tready (downstream_ready)
 end
endgenerate
```



data


Input A : $X_i[63:0] - \mu_x[63:0]$

Input B: $X_i[63:0] - \mu_x[63:0]$

	Input 1	Input 2	Input 3	Input 4
Input A	4400(4.25)	3400(0.25)	BF00(-1.75)	C180(-2.75)
Input B	4400(4.25)	3400(0.25)	BF00(-1.75)	C180(-2.75)
Result	4C84(18.0625)	2C00(0.0625)	4220(3.0625)	4790(7.5625)

Stage4-1 Result : $(X_i[63:0] - \mu_x[63:0])^2$

Stage 4-2



data

Input A:
$$(X_i[63:0] - \mu_x[63:0])^2$$


	Input 1	Input 2	Input 3	Input 4
Input A	4C84(18.0625)	2C00(0.0625)	4220(3.0625)	4790(7.5625)
Result		4730(7	7.1875)	

$$(18.0625 + 0.0625 + 3.0625 + 7.5625) \times {}^{16}/_{64} = 7.1875$$

Stage4-2 Result :
$$\frac{1}{\sigma_x^2}$$

Stage 4-3

```
wire a ready;
wire result ready = downstream ready; // normalization always ready
floating_point_rsqrt u_rsqrt (
                         (clk),
  .aclk
  .s axis a tvalid
                         (in valid),
  .s axis a tdata
                         (var in),
                                            // 1/(\sigma x^2)
  .s axis a tready
                         (a ready),
  .m axis result tvalid (rsqrt valid),
  .m axis result_tdata
                                            // 1/\sigma x
                         (rsqrt out),
  .m axis result tready (result ready)
);
```




data

Input A:
$$\frac{1}{\sigma_x^2}$$
: = 4730(7.1875)

	Input 1	Input 2	Input 3	Input 4
Input A	4730(7.1875)			
Result	35F8(0.3730)			

$$^{1}/_{\sqrt{7.1875}} = 0.3730$$

Stage4-3 Result :
$$\frac{1}{\sigma_x}$$



Module	IP	latency
MULT	Using floating_point_(mult)	7

Operation

VFU – MULT =
$$\frac{X_i[63:0] - \mu_{\chi}[63:0]}{\sigma_{\chi}}$$

SFU – bypass

store the **BRAM BUFFER**

Stage5 Result :
$$\frac{X_i[63:0] - \mu_{\chi}[63:0]}{\sigma_{\chi}}$$

Stage 5

```
= (&a_ready) & (&b_ready) & downstream_ready;
assign input ready
assign norm valid
                      = &norm valid vec;
assign normalized_vec = norm_bus;
genvar i;
generate
  for (i = 0; i < 64; i = i + 1) begin : GEN NORM
   floating point mult u norm (
      .s axis a tvalid
                             (in valid),
                             (diff vec[i*16 +:16]),
                                                      // input A : X i [63:0]-μ x [63:0]
      .s axis a tdata
                             (a ready[i]),
      .s axis a tready
                             (in valid),
      .s axis b tvalid
                                                       // input B : 1/\sigma x
      .s axis b tdata
                             (rsqrt in),
      .s_axis_b_tready
                             (b_ready[1]),
      .m axis result tvalid (norm valid vec[i])
                                                       // result : (X i [63:0] - \mu x [63:0]) / \sigma x
      .m axis result tdata (norm bus[i*16 +:16]),
      .m axis result tready (downstream ready)
   );
 end
endgenerate
```




data

Input A: $X_i[63:0] - \mu_x[63:0]$ (BRAM)

Input B:
$$\frac{1}{\sigma_x} := 35F8(0.3730)$$

	Input 1	Input 2	Input 3	Input 4
Input A	4400(4.25)	3400(0.25)	BF00(-1.75)	C180(-2.75)
Input B	35F8(0.3730)			
Result	3E58(1.59)	2DF8(0.09)	B939(-0.65)	BC1A(-1.03)

Stage5 Result :
$$\frac{X_i[63:0] - \mu_x[63:0]}{\sigma_x}$$



Operation

$$VFU - MULT = \gamma_i \left(\frac{X_i - \mu_x}{\sigma_x} \right)$$

SFU – bypass

store the **BRAM BUFFER**

Stage6 Result : $\gamma_i \left(\frac{X_i - \mu_x}{\sigma_x} \right)$

Stage 6

```
genvar i;
generate
 for(i = 0; i < 64; i = i + 1) begin : GEN MUL
   floating point mult u mul (
                            (clk),
      .s axis a tvalid
                            (in valid),
      .s axis a tdata
                            (normalized vec[i*16 +:16]), // Input A : Result of Stage 5 Norm
      .s axis a tready
      .s axis b tvalid
                            (in valid),
      .s axis b tdata
                            (weight),
                                                           // Input B : weight => 4000(2)
      .s axis b tready
      .m axis result tvalid (mult valid vec[i]),
      .m axis result tdata (mult bus[i*16 +:16]),
                                                           // Result : \gamma_i ((X_i-\mu_x)/\sigma_x)
      .m axis result tready (1'b1)
   );
 end
endgenerate
```


data

Input A:
$$\gamma_i \left(\frac{X_i - \mu_x}{\sigma_x} \right)$$

Input B : bias $\gamma_i \coloneqq 4000 (2)$

	Input 1	Input 2	Input 3	Input 4
Input A	3E58(1.59)	2DF8(0.09)	B939(-0.65)	BC1A(-1.03)
Input B	4000(2)			

Stage6 Result : $\gamma_i \left(\frac{X_i - \mu_x}{\sigma_x} \right)$



Operation

$$VFU - ADD = \gamma_i \left(\frac{X_i - \mu_x}{\sigma_x} \right) + \beta_i$$


SFU – bypass

Module	IP	latency
ADD	Using floating_point_(add)	12

Stage7 Result :
$$\gamma_i \left(\frac{X_i - \mu_x}{\sigma_x} \right) + \beta_i$$

Stage 7

```
// 2) add bias
wire [63:0] add valid vec;
  for (i = 0; i < 64; i = i + 1) begin : GEN ADD
    addsub u add
      .clk
                   (clk),
      .rst n
                   (rst n),
      .valid in
                   (mult valid vec[i]),
                                                      // Add mode
       .add en
                   (1'b1),
                                                      // Input A : \gamma i ((X i-\mu x)/\sigma x)
                   (mult bus[i*16 +:16]),
                   (bias),
                                                      // Input B : bias => 3C00(1)
                   (add valid vec[i]),
      .valid out
      .ready in
                   (1'b1),
                    (stage8 out[i*16 +:16]),
      .result
                                                      // Result : \gamma i ((X i-\mu x)/\sigma x )+\beta i
      .ready a
      .ready b
    );
  end
endgenerate
```




data

Input A:
$$\frac{X_{i}[63:0] - \mu_{x}[63:0]}{\sigma_{x}}$$

Input B : bias
$$\beta_i = 3000 (1)$$

	Input 1	Input 2	Input 3	Input 4
Input A	3E58(1.59)	2DF8(0.09)	B939(-0.65)	BC1A(-1.03)
Input γ_i	4000(2)			
Input B	3C00(1)			
Result	442C(4.17)	3CBF(1.19)	B4E4(-0.31)	BC34(-1.05)

Stage7 Result :
$$\gamma_i \left(\frac{X_i - \mu_x}{\sigma_x} \right) + \beta_i$$



Layer Normalization Approximation Architecture


1. Pairwise Module > compute mean, variance

(CLA adder, Mul, Adder Tree)

- 2. PWL SQRT/RECIP Module > approximate std, 1/std (LUT, CLA adder, Mul)
- 3. Layer Normalization Module > compute $(x \mu) * 1/std$ (CLA adder, Mul)

Input / Output Dimension (Current Test Setting)

256-dim Q8.8 format
 (plan to scale down to 64 dimensions)



Pairwise Module Architecture

- 1. Input Splitting & Group-wise Processing
- •Total input: $x_{in}[0] \sim x_{in}[255]$ (Q8.8 format)

```
module pairwise_variance (

input wire clk,

input wire rst,

input wire valid_in,

input wire [4095:0] x_in_flat, // 256 × 16bit

output reg done,

output wire [15:0] mean_q16,


output wire [15:0] var_q16
```

- •Group division: 16 groups (G = 16), each with 16 elements (N = 16)
- •For each group:
 - •Compute the group mean:

```
group_mean[g] = sum(x_i for i in group g) >> 4
```

Compute group variance:

group_M[g] = sum
$$((x_i - \mu)^2)$$
 for i in group g)



Pairwise Module Architecture

•Compute the group mean:

Compute group variance:


```
for (j = 0; j < 16; j = j + 1) begin : C_LOOP
49
                          wire [15:0] delta;
50 ;
                          cla_adder sub (.a(xi[j]), .b(~mu + 1), .cin(1'b0), .sum(delta), .cout(cout));
                          signed_mul m1 (.clk(clk), .rst(rst), .a(delta), .b(delta), .result(d[j]));
51
52
                      end
53
                      Tree_acc #(.N(16)) M_tree (
54 🖨
55
                          .clk(clk), .rst(rst),
                          .x_in_flat({d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8],
56
57
                                     d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0]}),
58
                           .sum_out(group_M[g])
59 🖨
                  end
```

clk rst start in₁ in₂ **Adder Tree** & Accm Shift &Round Control mean Unit Adder Tree & Accm Shift &Round **⊥** var **PWL SQRT ♦** std s4-5 1/std **PWL RECIP**

Pairwise Module Architecture

2. Global Mean Calculation

```
Tree_acc #(.N(16)) mean_tree (
64 🖨
                  .clk(clk), .rst(rst),
                  .x_in_flat({ group_mean[15], group_mean[14], group_mean[13], group_mean[12],
66
                              group_mean[11], group_mean[10], group_mean[9], group_mean[8],
67
                              group_mean[7], group_mean[6], group_mean[5], group_mean[4],
68
                              group_mean[3], group_mean[2], group_mean[1], group_mean[0] }),
69
70
                  .sum_out(sum_mu_total)
71 🖒
72 |
              assign mean_q16 = sum_mu_total >> 4;
```



Pairwise Module Architecture

- 3. Pairwise Variance Merging (LV1 → LV4)
- LV1: Merge pairs of groups (total 8 pairs)
- LV2: Merge M_lv1 (4 pairs)
- LV3: Merge M_lv2 (2 pairs)
- LV4: Final merge

- → computation
- 1. Mean difference

$$\delta = \mu_1 - \mu_2$$

2. Squared difference

$$\delta^2 = (\mu_1 - \mu_2) * (\mu_1 - \mu_2)$$

3. Scaled δ^2

$$\delta^2 \times \frac{n_1 + n_2}{n_1 * n_2}$$

4. Merged variance

$$M' = M_1 + M_2 + \delta^2$$

Pairwise Module Architecture

3. Pairwise Variance Merging (LV1 → LV4)

• LV1: Merge pairs of groups (total 8 pairs)

```
for (k = 0; k < 8; k = k + 1) begin : LV1

wire [15:0] mu1 = group_mean[2*k];

wire [15:0] mu2 = group_mean[2*k+1];

wire [15:0] delta;

cla_adder sub (.a(mu1), .b(~mu2 + 1), .cin(1'b0), .sum(delta), .cout());

signed_mul m2 (.clk(clk), .rst(rst), .a(delta), .b(delta), .result(delta_sq1[k]));

signed_mul m3 (.clk(clk), .rst(rst), .a(delta_sq1[k]), .b(16'd256), .result(delta_term1[k]));

assign M_lv1[k] = group_M[2*k] + group_M[2*k+1] + (delta_term1[k] >> 5);
```

4. Final Variance Output

computation

1. Mean difference

$$\delta = \mu_1 - \mu_2$$

2. Squared difference

$$\delta^2 = (\mu_1 - \mu_2) * (\mu_1 - \mu_2)$$


3. Scaled δ^2

$$\delta^2 \times \frac{n_1 + n_2}{n_1 * n_2}$$

4. Merged variance

$$M' = M_1 + M_2 + \delta^2$$


Pairwise Module Architecture



Mean(O)

Variance(X)

Variance is incorrect: expected 0x15F4, got 0x01F8.




PWL Module Architecture

Input/Output

x_in : Input value (Q8.8 fixed-point)

y_out: Output value (Q8.8 fixed-point)

- **Breakpoints** {x0,x1,...,xn}: The domain segmentation
- Slopes {a0,a1,...,an-1}: Gradients of linear segments
- Intercepts {b0,b1,...,bn-1}: Y-intercepts of each line
 (generated from NumPy .npz)
- breaks[i]≤x_in<breaks[i+1]
- → yout=slope[i]·x_in+intercept[i]



PWL Module Architecture

breaks[i]≤xin<breaks[i+1]

```
always @(posedge clk) begin

for (j = 0; j < 8; j = j + 1) begin

if (x_in >= breaks[j] && x_in < breaks[j+1]) begin


seg_idx <= j[2:0];

end

end

end

end
```




PWL Module Architecture

yout=slope[i]·xin+intercept[i]

```
wire signed [31:0] mul_result;
signed_mul mul_unit (
    .clk(clk),
    .rst(rst),
    .a(slope_reg),
    .b(x_reg),
    .result(mul_result)
wire signed [15:0] mul_shifted = mul_result[23:8];
wire signed [15:0] y_out;
wire c_out;
cla_adder adder_unit (
    .a(mul_shifted),
    .b(intercept_reg),
    .cin(1'b0),
    .sum(y_temp),
    .cout(c_out)
```


PWL Module Architecture



PWL Sqrt Result Comparison

	x_in (float)	expected sqrt(x)	simulated y_out	abs error
1	0.0	0.0	0.23828125	0.23828125
2	0.25	0.5	0.23828125	0.26171875
3	1.0	1.0	0.44140625	0.55859375
4	4.0	2.0	1.63671875	0.36328125
5	16.0	4.0	3.3046875	0.6953125
6	32.0	5.656854249492381	4.7265625	0.930291749492380 6

PWL Module Architecture



PWL Reciprocal Sqrt Result

	x_in (float)	expected 1/sqrt(x)	simulated y_out	abs error
1	0.0	10.0	10.5703125	0.5703125
2	0.25	2.0	2.4921875	0.4921875
3	1.0	1.0	0.92578125	0.07421875
4	4.0	0.5	0.26171875	0.23828125
5	16.0	0.25	0.12890625	0.12109375
6	32.0	0.176776695296636 87	0.08203125	0.094745445296636 87

Compare the Standard and Approximation

Standard LN Model

Operate	IP	latency
DATA Type	IEEE - 754	
ADD(SUB)	Using floating_point_(add)	12
ADDER TREE	Using floating_point_(add)	12 * 6 (6 Level : 64 \rightarrow 32 \rightarrow 1)
MULT	Using floating_point_(mult)	7
MULT 1/N	floating_point_(div)	16
RECIP_SQRT	floating_point_(rsqrt)	5

Approximation LN Model

substituted
Q8.8
CLA
Pairwise
MULT
Bit shift and LUT
Using LUT

Compare the Standard and Approximation

Standard LN Model

```
Algorithm LayerNormalization(X, \gamma, \beta):
Input:
  X \leftarrow \text{input vector of length } N
  \gamma, \beta \leftarrow learnable vectors (length N)
Output:
  Y ← normalized and scaled vector
Stage 1: Compute mean \mu_x
  \mu_x \leftarrow (1 / N) \cdot \text{sum } \{i=0\}^{N-1} X_i
  // using ADDER TREE + DIV IP
Stage 2: Subtract mean (centered input)
  for i \leftarrow 0 to N-1 do
      diff_i \leftarrow X_i - \mu_x
  // using SUB IP (can be ADD IP with negated \mu_x)
Stage 3: Compute variance \sigma_x^2 and stddev \sigma_x
  \sigma_x^2 \leftarrow (1/N) \cdot \text{sum } \{i=0\}^{\Lambda}\{N-1\} (\text{diff}_i)^2
  \sigma_{x} \leftarrow \operatorname{sqrt}(\sigma_{x}^{2})
  // using SQUARE (MULT) IP + ADDER TREE + DIV + RECIP SQRT IP
Stage 4: Normalize
  for i \leftarrow 0 to N-1 do
     norm_i \leftarrow diff_i / \sigma_x
  // using MULT IP with precomputed 1/\sigma_x
Stage 5: Scale and Shift
   for i \leftarrow 0 to N-1 do
     \mathbf{Y_i} \leftarrow \mathbf{y_i} \cdot \text{norm}_i + \mathbf{\beta_i}
  // using MULT IP + ADD IP
Return Y
```

Approximation LN Model

Algorithm LayerNormalization(X):

```
Input:
 X \leftarrow \text{input vector of length N (Q8.8 format)}
Output:
  Y ← normalized and scaled vector
Stage 1: Compute mean \mu_x
   \mu_x \leftarrow \text{sum } \{i=0\}^{N-1} X_i >> \log_2 n
  // using ADDER TREE + Bit shift
Stage 2: Pairwise Variance
  (1) Split x into G=16 groups (each 16-dim)
  (2) For each group:
    \mu_i \leftarrow \text{mean}(x_i)
    M_i \leftarrow \Sigma (x_i - \mu_i)^2
  (3) Pairwise Merge (16 \rightarrow 8 \rightarrow 4 \rightarrow 2 \rightarrow 1):
    For every pair:
     \delta \leftarrow \mu_1 - \mu_2
     M_{12} \leftarrow M_1 + M_2 + (n_1 \cdot n_2 \cdot \delta^2) >> \log_2(n_1 + n_2)
      \mu_{12} \leftarrow (\mu_1 \cdot n_1 + \mu_2 \cdot n_2) >> \log_2(n_1 + n_2)
  (4) Final variance \sigma^2 \leftarrow M total >> log2(N)
  //using Pairwise + CLA adder + MULT + Bit shift
Stage 3: PWL Approximation
  std approx \leftarrow PWL SQRT(\sigma^2)
  recip_std_approx ← PWL_RECIP(std_approx)
  // using LUT + CLA adder + MULT
Stage 4: Normalization (output in float)
  for i \leftarrow 0 to N-1 do
  diff_i \leftarrow X_i - \mu_x
  norm_i \leftarrow diff_i \times 1/\sigma_x
  //using CLA adder + MULT
```

Plans for Next

- Verilog-based module synthesis and FPGA implementation
- Completion of full LN Approximation module
- Pipelining the LN Approximation process