

Content Indexing

| | PDF Number of pages |
|----------------------------------|------------------------|
| 01.Index | -----1 |
| 02.Change List | -----2 |
| 03.Block Diagram | -----3 |
| 06.Power tree-RK818-1 | -----4 |
| 10.RK3368H Power | -----5 |
| 11.RK3368H OSC/PMUIO Controler | -----6 |
| 12.RK3368H GPIO Interface | -----7 |
| 13.RK3368H DDR Controler | -----8 |
| 14.RK3368H FLASH Controler | -----9 |
| 15.RK3368H USB/HSIC Controler | -----10 |
| 16.RK3368H SARADC/KEY Controler | -----11 |
| 17:RK3368H SDIO0/UART0/I2C1 | -----12 |
| 18.RK3368H DVP/MIPICSI Interface | -----13 |
| 19.RK3368H Display Interface | -----14 |
| 20.USB Port | -----15 |
| 23.PMIC-RK818-1_USB CHG_Default | -----16 |
| 24.PMIC_RK818-1_ADG CHG-OPT | -----17 |
| 25.PMIC_RK818-1_USB/ADP CHG-OPT | -----18 |
| 30.DRAM-DDR3-4X16bit-Option | -----19 |
| 31.DRAM-DDR3-2X16bit-Option | -----20 |
| 35.DRAM-LPDDR3-178P-Default | -----21 |
| 39.Flash-Power manage | -----22 |
| 40.Flash-eMMC-Default | -----23 |
| 41.Flash-Nand Flash-Option | -----24 |
| 45.Camera power and FLASH LED | -----25 |
| 46.Camera-MIPI CSI | -----26 |
| 47.Camera-CIF | -----27 |
| 51.LCM-MIPI Panel-Default | -----28 |
| 52.LCM-LVDS Panel-Option | -----29 |
| 60.WIFI/BT-RTL8723BS/AP6212 | -----30 |
| 62.WIFI/BT/GPS-AP6476-Option | -----31 |
| 71.AudioCodec-ALC5640-Option | -----32 |
| 73.Audio Codec-ES8316-Default | -----33 |
| 75.TP COF-Default | -----34 |
| 76.TP-COB-CT363-Option | -----35 |
| 77.TP-COB-FT5506-Option | -----36 |
| 78.TP-COB-GSL3680-Option | -----37 |
| 80.Sensor/VIB | -----38 |
| 81.TF Card | -----39 |

RK3368H_Tablet_REF_V1.0

I2C address(7Bit)

1: I2C0 POWER

| | |
|---------|------|
| RK818-1 | 0x1c |
| SYR827 | 0x40 |
| XZ3216 | 0x60 |
| HYM8563 | 0x51 |

2: I2C1 CODEC

| | |
|---------|------|
| ES8316 | 0x20 |
| ALC5631 | 0x38 |

3: I2C2 Touch Panel

| | |
|---------|------|
| CT363 | 0x1b |
| FT5506 | |
| GSL3680 | 0x40 |

4: I2C3 Camera

| | |
|--------|------|
| OV2659 | 0x30 |
| OV8858 | |

5: I2C4 Sensor

| | |
|----------|---------------|
| CM3218 | 0x10,0x0c |
| LSM330TR | G:0x6a,A:0x1e |
| MMA8452Q | 0x1d |
| MPU6500 | 0x34 |
| LIS3DH | 0x19 |
| LSM303D | 0x1d |

Note:

器件参数说明

1: DNF 器件不贴。

2: 如果 Value 和 option 是 DNF 说明是预留不贴。

3: Flash 选项时, 要注意

如选择 eMMC 时, option 是 eMMC 都要贴, nand 不贴

如选择 nand 时, option 是 nand 都要贴, eMMC 不贴

4: WIFI + BT 选项时, 要注意

如选择 RTL8723 模组, 那么 option 是 DNF 2 器件不贴

如选择 AP6212 模组, 那么 option 是 DNF 1 器件要贴上

Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}


MARK




| | |
|---|-------------------------|
| Rockchip Fuzhou Rockchip Electronics | |
| Project: | RK3368H_demo |
| File: | Index |
| Date: | Tuesday, April 03, 2018 |
| Designed by: | HR |
| Rev: | V1.0 |
| Sheet: | 1 of 27 |

| Version | Date | Author | Change Note | Approved |
|---------|----------|--------|-------------|----------|
| V1.0 | 20170320 | wjx | First edit | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

Block Diagram for MID




Power Tree




Power up Timing

| PowerName | PMIC Channel | timer(2mS) | Default voltage | Normal voltage |
|-------------|---------------------------|------------|-------------------------------------|-----------------|
| VCC_2V3 | DCDC2 | slot:1 | 2.3V | 2.3V |
| VDD_10 | VLDO3 | slot:2 | 1.0V | 1.0V |
| VDD_LOG | DCDC1 | slot:3 | 1.1V | DVFS |
| VCC_DDR | DCDC3 | slot:3 | 1.25V <small>LPDDR 1.25V</small> | 1.25V |
| VDD_CPU | EX DCDC | slot:3A | 1.0V | DVFS |
| VCC_18 | VLDO7 | slot:3 | 1.8V | 1.8V |
| VCCIO_PMU | VLDO5 | slot:4 | 1.8V | 1.8V |
| VCC_IO | DCDC4 | slot:4 | 3.3V | 3.3V |
| VCCIO_FLASH | EX LDO(1.8V) or VCC_IO | slot:4A | 1.8V or 3.3V | 1.8V or 3.3V |
| VCCIO_SD | VLDO9 | slot:5 | 3.3V | 1.8V or 3.3V |
| VCC_SD | VSWOUT1 | slot:5 | 3.3V | 3.3V |
| Reset | (16*2mS)+50mS | | | |
| VDD10_LCD | VLDO6 | OFF | 0V | 1.0V |
| VCC18_LCD | VLDO4 | OFF | 0V | 1.8V |
| VCC33_LCD | EX MOS | OFF | 0V | 3.3V |
| VCCA_CODEC | VLDO1 | OFF | 0V | 3.0V |
| VCC_TP | VLDO2 | OFF | 0V | 3.3V |
| VCCIO_WL | VLDO8 | OFF | 0V | 1.8V |
| VDD_DVP | EX LDO | OFF | 0V | 1.2V or 1.5V |
| VCC18_DVP | EX LDO | OFF | 0V | 1.8V |
| VCC28_DVP | EX LDO | OFF | 0V | 2.8V |


USB OTG



Default 1.1V



VDD CPU




Default
1.0V

DC 柜, 不^[7]设接: OTG_VBUS_DRV 为低, MS 全部不导通 D⁺ 对电池充电。


DC 柜^[8] USB 当 D⁺ S T: OTG_VBUS_DRV 为高, VCC50_USBIN=0V, VCC50_USBOUT=VCC50_USB=5V 对^[9]接: 电

DC 柜, 不^[8]连接 P⁺ 充电器: OTG_VBUS_DRV 为低, VCC50_USB=5V, VCC50_USBOUT=0V, VCC50_USBIN=5V 对^[19,21]电^[19]流充电。


Power KEY(Power on/off)




Over-temperature Protection




VCCIO_PMU select




Battery






Note:All the capacitor should be place close to the power pin of RK3368.

Note:
Adjusted the load capacitance
according to the crystal specification.





Note: All the capacitors should be placed close to the power pin of RK3368.



Note: All the capacitors should be placed close to the power pin of RK3368.



Note: eFUSE
Programming condition: VCC_EFUSE = 1.5V ± 10%
Read condition: VCC_EFUSE = 0V




| VCC_IO=1.8V | R1302 | R1303 | VCC_IO=3.3V | R1302 | R1303 |
|-------------|-------|-------|-------------|-------|-------|
| DDR3 | 5.1K | 27K | DDR3 | 12K | 10K |
| DDR3L | 5.1K | 16K | DDR3L | 10K | 6.8K |
| LPDDR3 | 5.1K | 12K | LPDDR3 | 8.2K | 5.1K |




Note: All the capacitor should be place close to the power pin of RK3368.

Note: All the capacitor should be place close to the power pin of RK3368.

LPDDR3






Note:
VREF_DDRC(DDR_VREFDQ)
DQ ODT disabled and enabled
Voltage



| Symbol | Parameter | Min | Max | Unit | Notes |
|--------------------------------------|-------------------------------------|-------------------------------|-------------------------------|------|---------|
| $V_{IHQ}(AC)$ | AC input logic high | $V_{Ref} + 0.150$ | Note 2 | V | 1, 2, 5 |
| $V_{ILDQ}(AC)$ | AC input logic low | Note 2 | $V_{Ref} - 0.150$ | V | 1, 2, 5 |
| $V_{IHQ}(DC)$ | DC input logic high | $V_{Ref} + 0.100$ | V_{DDQ} | V | 1 |
| $V_{ILDQ}(DC)$ | DC input logic low | V_{SSQ} | $V_{Ref} - 0.100$ | V | 1 |
| $V_{RefDQ}(DC)$ (DQ ODT disabled) | Reference Voltage for DQ, DM inputs | $0.49 * V_{DDQ}$ | $0.51 * V_{DDQ}$ | V | 3, 4 |
| $V_{RefDQ}(DC)$ (DQ ODT enabled) | Reference Voltage for DQ, DM inputs | $V_{ODTR}/2 - 0.01 * V_{DDQ}$ | $V_{ODTR}/2 + 0.01 * V_{DDQ}$ | V | 3, 5, 6 |

- NOTE 1 For DQ input only pins. $V_{Ref} = V_{RefDQ}(DC)$.
- NOTE 2 See "Overshoot and Undershoot Specifications" on page 92
- NOTE 3 The ac peak noise on V_{RefDQ} may not allow V_{RefDQ} to deviate from $V_{RefDQ}(DC)$ by more than +/-1% V_{DDQ} (for reference: approx. +/- 12 mV).
- NOTE 4 For reference: approx. $V_{DDQ}/2$ +/- 12 mV.
- NOTE 5 For reference: approx. $V_{ODTR}/2$ +/- 12 mV.
- NOTE 6 R_{ON} and R_{ODT} nominal mode register programmed values are used for the calculation of V_{ODTR} .

$$V_{ODTR} = \frac{2R_{ON} + R_{IT}}{R_{ON} + R_{IT}} \times V_{DDQ}$$




LPDDR3 FILTER


Note: All the capacitor should be place close to the power pin of LPDDR3.

PMIC_SLEEP


[6,8]



Note: All the capacitor should be place close to the power pin of RK3368.




Note: All the capacitor should be place close to the power pin of RK3368.








FLASH Driver IO SEL

| FLASH_VOL_SEL | FLASH_IO Voltage |
|---------------|------------------|
| 1.8V or 3.3V | 1.8V Driver IO |
| 0V | 3.3V Driver IO |




Note: All the capacitor should be place close to the power pin of RK3368.






Note:
Reserve PAD for eMMC or tSD Update.

| | | | |
|--|-------------------------|-----------------------------|----------|
|  瑞芯微电子 | | Fuzhou Rockchip Electronics | |
| Project: | RK3368H_demo | | |
| File: | Flash-eMMC-Default | | |
| Date: | Tuesday, April 03, 2018 | Rev: | V1.0 |
| Designed by: | wjx | Sheet: | 12 of 27 |

U1000B
RK3368H
BGA453_19R00X19R00X1R40




GPIO0_B6/LCDC_D10/TRACE_D0/JTAG_TRSTN_d
GPIO0_B7/LCDC_D11/TRACE_D1/JTAG_TDI_d
GPIO0_C0/LCDC_D12/TRACE_D2/JTAG_TDO_d
GPIO0_C1/LCDC_D13/TRACE_D3/MCUJTAG_TRSTN_d
GPIO0_C2/LCDC_D14/TRACE_D4/MCUJTAG_TDI_d
GPIO0_C3/LCDC_D15/TRACE_D5/MCUJTAG_TDO_u
GPIO0_C4/LCDC_D16/TRACE_D6/UART1_RX_d
GPIO0_C5/LCDC_D17/TRACE_D7/UART1_TX_d
GPIO0_C6/LCDC_D18/TRACE_D8/UART1_CTSN_d
GPIO0_C7/LCDC_D19/TRACE_D9/UART1_RTSN_d
GPIO0_D0/LCDC_D20/TRACE_D10/UART4_CTSN_d
GPIO0_D1/LCDC_D21/TRACE_D11/UART4_RTSN_d
GPIO0_D2/LCDC_D22/TRACE_D12/UART4_TX_d
GPIO0_D3/LCDC_D23/TRACE_D13/UART4_RX_d
GPIO0_D4/LCDC_HSYNCR/TRACE_D14/PMU_DEBUG2_d
GPIO0_D5/LCDC_VSYNCR/TRACE_D15/PMU_DEBUG3_d
GPIO0_D6/LCDC_DEN/TRACE_CLK/PMU_DEBUG4_d
GPIO0_D7/LCDC_DCLK/TRACE_CTL/PMU_DEBUG5_d

U4 3368H_STATUS_LED1
V4 3368H_STATUS_LED2
P6 >>BKLT_EN [23]
W4 3368H_STATUS_LED3 [19]
P4 ✕
U5 >>LGT328_TXD_RK3368H [19]
Y4 >>LGT328_RXD_RK3368H [19]
Y5 >>LCD_EN [23]
Y6 >>HP_DET [20]
U6 >>UART4_CTS [27]
Y5 >>UART4_RTS [27]
Y7 >>UART4_TX [27]
W6 >>UART4_RX [22]
AC7 >>DVP_PWR [5]
AB7 >>SV0_OUT_EN [5]
AA7 >>SV3_OUT_EN [5]
T5
T4



PMUIO 1V8

Note:All the capacitor should be place close to the power pin of RK3368.




VCC_IO


U1000C
RK3368H
BGA453_19R00X19R00X1R40

GPIO3_D4/SP1_CSN1_d
GPIO3_B0/PWM0VOP_PWM_d
GPIO3_B1_d
GPIO3_B2_d
GPIO3_B6/GPS_MAG_u
GPIO3_B5_d
GPIO3_B7/GPS_SIG_d
GPIO3_C0/UART3_CTSN/GPS_RFCLK_u
GPIO3_C1/UART3_RTSN/USB_DRVVBUS0_u
GPIO3_C2/USB_DRVVBUS1_d
GPIO3_B3_d
GPIO3_B4_u
GPIO3_D0/I2C4_SDA_u
GPIO3_D1/I2C4_SCL_u
GPIO3_C6/ISP_SHUTTERTRIG_d
GPIO3_C4/ISP_FLASHTRIGOUT_u
GPIO3_C5/ISP_PRELIGHTTRIG_d
GPIO3_C3/ISP_SHUTTEREN_d
GPIO3_C7/EDPHDMI_CEC/ISP_FLASHTRIGIN_u
GPIO3_D2/HDMI_I2C_SDA/I2C5_SDA_u
GPIO3_D3/HDMI_I2C_SCL/I2C5_SCL_u
GPIO3_D5/I2C_RX/UART3_RX_u
GPIO3_D6/I2C_TX/UART3_TX/PWM3/I2C_REMOTE_IN_u


W20 LCD_RST
T18 >>LCD_RST [23]
U19 >>BL_PWM [23]
T20 >>SPK_CTL [20]
T19 >>LSM9D_INT_M [24]
V19 >>LSM9D_DRDY_M [24]
AB19 >>LSM9D_INT1_A/G [24]
U21 >>LIGHT_INT [24]
T21 >>LSM9D_DEN_A/G [24]
Y23 >>HDMI_CEC [25]
V22 >>LSM9D_INT2_A/G [24]
W23 >>COMP_INT [24]
N18 >>HALL_INT [24]
U18 >>I2C4_SDA_Sensor [19,24]
W21 >>I2C4_SCL_Sensor [19,24]
W22 >>GPIO_3V3_OUT1 [27]
P21 >>GPIO_3V3_OUT7 [27]
U22 >>GPIO_3V3_OUT9 [27]
U23 >>GPIO_3V3_OUT2 [27]
T22 >>I2C5_SDA_HDMI [25]
T23 >>I2C5_SCL_HDMI [25]
P19 >>UART3_RX [27]
R21 >>UART3_TX [27]
R20 >>I2C4_SDA_Sensor [27]
R21 >>I2C4_SCL_Sensor [27]




Note:All the capacitor should be place close to the power pin of RK3368.




Note: All the capacitors should be placed close to the power pin of RK3368.




if using HSIC,
Y21 Pin must be supplied 1.2V.



Note: All the capacitor should be place close to the power pin of RK3368.




Note: All the capacitor should be place close to the power pin of RK3368.

| | | | |
|--|-------------------------|--------|----------|
| <div><div>Fuzhou Rockchip Electronics</div><div>瑞芯微电子</div></div> | | | |
| Project: | RK3368H_demo | | |
| File: | RK3368 SDIO0/UART0/I2C1 | | |
| Date: | Tuesday, April 03, 2018 | Rev: | V1.0 |
| Designed by: | wjx | Sheet: | 15 of 27 |


| | | | |
|--------------|-----|--------|----------|
| Designed by: | wjx | Sheet: | 16 of 27 |
|--------------|-----|--------|----------|

U1000E
RK3368H
BGA453 19R00X19R00X1R40




AA11 RK3368H_ADC_OUT
AC11 ADKEY_IN
AB11 HOOK


T7 VCC_18



Note: All the capacitor should be place close to the power pin of RK3368.




KEY BAORD



瑞芯微电子

Fuzhou Rockchip Electronics


| | | | |
|--------------|------------------------------|--------|----------|
| Project: | RK3368H_demo | | |
| File: | RK3368 SARADC/KEY Controller | | |
| Date: | Tuesday, April 03, 2018 | Rev: | V1.0 |
| Designed by: | wjx | Sheet: | 18 of 27 |



WiFi 802.11b/g/n+BT4.0




Carmera(MIPI CSI)
MAX 8MP





Note:All the capacitor should be place close to the power pin of Camera Port.

MIPI DSI Panel
(1920*1200)




Note: All the capacitors should be placed close to the power pin of the LCM Port.






ACCELEROMETER/GYROSCOPE/MAGNETIC

Hall-Sensor










Compass




Note:
The first pin of AK8963C must be place on the lower left corner of PCB.

LIGHT-Sensor






HDMI OUT



Close to TF Card,Can't Delete

[11]
[11]
[11]
[11]
[11]
[11]
[11]

| | | | | | | | |
|-----------|-----------|-------|---|---|-----|----|-------|
| SDMMC_DET | SDMMC_DET | R8106 | 1 | 2 | 33R | 5% | R0402 |
| SDMMC_D3 | SDMMC_D3 | R8102 | 1 | 2 | 33R | 5% | R0402 |
| SDMMC_D2 | SDMMC_D2 | R8100 | 1 | 2 | 33R | 5% | R0402 |
| SDMMC_D1 | SDMMC_D1 | R8105 | 1 | 2 | 33R | 5% | R0402 |
| SDMMC_D0 | SDMMC_D0 | R8104 | 1 | 2 | 33R | 5% | R0402 |
| SDMMC_CMD | SDMMC_CMD | R8103 | 1 | 2 | 33R | 5% | R0402 |
| SDMMC_CLK | SDMMC_CLK | R8101 | 1 | 2 | 33R | 5% | R0402 |



Close to TF Card

