Lab 2- Design a 32 bit ALU in VHDL and simulate the code.

Cntrl_signal	Υ
000	A+B
001	A-B
010	A*B
011	A & B
100	A B
101	~A
110	~B
111	A xor B

