non
-> How does CPU works.
The Call is an onmany company
The state of the s
and controlling out
Hear it was a 6902 processor as we
explains how memory peage a couch not
- CPU runctions as the brain of computa.
- 100 It executes instructions in a series of grees
controlled by a clock. The clock rate acternates
how many cycles the CPU can execute per second
with modern CPU's reaching speeds measured
In giganetti.
- The 6502 CPU, a macaoprocessor from the
"Rasty 1980's provides a Simplified example of
eru operatione, offering a basic model to
The CPU communicates with memory,
ie, RAM (Random Access Memory), to store and
onetrieve data. Memory is organised in cells that
Can be accessed by addresses:  2024 February 2024 March 8 M T W T F S S M T W T F S  1 2 3 31 1 2 RAM Drose
SMINIFS SMINIFS INC CPU pretrieves data from
15 6 7 8 9 10 3 4 5 6 7 8 9 RAM, Processes It, and writes
18 19 20 21 22 23 24 17 18 19 20 21 22 23 24 17 18 19 20 21 22 23 modern Suct
25 26 27 28 29 24 25 26 27 28 29 30 -modern Systems memory is

V-GUARD March 2024 connected to the CPU via a bus, a 81m of Friday pathways for data transfer. The bus ensures that data moves efficiently blu memory and the cru
The CPU executes various types of instructions, such as Load, Add, stone and compare. These instructions allows the CPU to manipulate data stored in memory bogic Unit) handles orithmetic I bogical operations, while the control with directs the flow of data and coordinates the execution of instructions. for fast access during operations For Eg: when addition is done, the ALU uses oregistors to store intermediate occas regults. The bus is the slow of pathways that transfers data blu the cpu, memory and ile l'ole device. Buses are essential for efficient data flow of communication across the compider. In a guessing game, CPU loads the correct answer into memory, waits for user 11P, compares the guess to correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a result and a subject to the correct answer and old a subject to the correct and a subject to the correct answer and a subject to the correct and a subjec - when comparing a value, the ALU sets Nousplags to indicated the outcome. These flags represent the result of comparison. - conditional jump instruction such as Jump if 2 aval, use these glags to dotermine whether eto change the flow of the programs MTWTFS SMTWTFS

- After executing an instruction, 1 2 3 4 5 6

- After executing an instruction, 8 9 10 11 12 13 5 6 7 8 9 10 11

the cru needs to fetch the next one 14 15 16 17 18 19 20

12 13 14 15 16 17 18

- Lt 1424 an instruction address 28 29 30

26 27 28 29 30 31 -It uses an instruction address 28 29 30

V-GUARD ( March 2024 Saturday, register to track the location of the next instruction in memory. The cpu then fetches the instruction and prouse it, continuing the cycle until program finishes. and processing data within a computer slm. It relies on control unit, AL4, registers and bus to perform tasks efficiently.
The interaction blu the cru and memory components especially RAM is crucial for the overall performance of the computer.

To develop an embedded product for an autonomous car that detects objects and takes corrective actions while driving, the requirements must cover the hardware, software, and environmental constraints. Below is a comprehensive list of requirements to guide the selection of a microcontroller for this project.

#### 1. Functional Requirements

**Object Detection** 

Support for interfacing sensors such as LIDAR, ultrasonic, RADAR, and cameras.

Real-time image processing capability for object recognition and classification.

**Corrective Action** 

Ability to control actuators for steering, braking, and acceleration.

High-speed decision-making to avoid collisions or maintain safe distances.

Communication

Support for CAN, LIN, and Ethernet for communication with other car systems.

Ability to interface with GPS and IMU sensors for positioning and orientation.

Fail-Safe Mechanisms

Redundant systems to ensure reliability in case of hardware or software failure.

Automatic transition to manual driving in case of system failure.

## 2. Performance Requirements

**Processing Power** 

High-performance ARM Cortex-M or Cortex-A cores capable of handling complex AI/ML algorithms.

Minimum clock speed: 200 MHz.

Support for hardware accelerators (e.g., DSP or AI inference engines).

Memory

Flash memory:  $\geq$  2 MB for program storage.

RAM:  $\geq$  512 KB for real-time processing.

**Real-Time Operation** 

Must support real-time operating systems (RTOS) for deterministic behavior.

Low latency for sensor input to action output ( $\leq$  50 ms).

**Power Consumption** 

Optimized power consumption for automotive environments, with sleep modes and low-power states.

# 3. Hardware Requirements

Interfaces

Multiple UART, SPI, I2C, and GPIOs for connecting peripherals.

Support for high-speed data interfaces like USB or PCle.

Robustness

Temperature range: -40°C to 125°C.

Vibration and shock resistance per automotive standards.

Safety Standards Compliance

Compliance with ISO 26262 for functional safety (ASIL-B or higher recommended).

Analog and Digital Input/Output

Support for ADCs and DACs for sensor inputs and control outputs.

# 4. Software Requirements

**Development Tools** 

Support for standard toolchains like GCC, Keil, IAR, or vendor-specific IDEs.

Debugging capabilities with JTAG or SWD.

Connectivity

Support for wireless communication standards like Wi-Fi, Bluetooth, or 5G for over-the-air updates.

Al and Machine Learning

Compatibility with AI frameworks like TensorFlow Lite or ONNX for embedded systems.

Hardware or software-based ML acceleration.

Firmware Update

Secure bootloader for over-the-air firmware updates (OTA).

Encryption and authentication for updates.

#### 5. Environmental Constraints

**Automotive Standards** 

Must comply with AEC-Q100 for automotive-grade microcontrollers.

Electromagnetic compatibility (EMC) and susceptibility (EMS) compliance.
Power Supply
Operate within 12V DC automotive systems with tolerance for voltage spikes.
6. Cost and Scalability
Cost Constraints
Affordable while meeting all performance and safety requirements.
Scalability
Easily scalable for integration into different vehicle models.
Ans:RENESAS R-CAR V3H
Advanced Processing Capability:
It supports 7.2 TOPS for AI-based tasks like convolutional neural networks (CNNs) and computer vision, essential for real-time object detection and classification.
Dual Cortex-R7 cores ensure robust real-time operation for safety-critical decision-making.
Sensor and Actuator Support:
Interfaces like MIPI CSI2 allow seamless integration with cameras for object detection.
Dedicated accelerators for optical flow and object detection reduce the computational load on general-purpose cores.
Automotive Communication Interfaces:
Built-in support for CAN FD, FlexRay, and Ethernet AVB facilitates communication with other vehicle systems, meeting requirements for reliable system integration.
Real-Time Performance:

Designed for low-latency operation, which is critical for translating sensor data to corrective actions within ≤50 ms.

Safety and Reliability:

Complies with ASIL-C safety requirements, ensuring functional safety for critical operations.

Robust hardware designed to handle automotive-grade environmental conditions (temperature, vibration, and power spikes).

Development and Scalability:

Supported by a rich development ecosystem, including Linux BSP, hardware debugging tools, and development platforms.

Scalable architecture supports expansion to more complex systems or higher levels of autonomy.