Result
Current
Size
Time
Cycles
GPU
Process
Attributes
Summary
Details
Source
Context
Comments
Raw
Session
Compare
Note
Open
Export
GPU Speed Of Light Throughput
High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the Throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compute and Memory to classify identify the highest contributor. High-level overview of the throughput for compute and memory resources of the GPU presented as a roofline chart.
Compute SOL Throughput [%]
Memory Throughput [%]
L1/TEX Cache Throughput [%]
L2 Cache Throughput [%]
Duration [usec]
Elapsed Cycles [cycle]
SM Frequency [Ghz]
DRAM Frequency [Ghz]
GPU Throughput Breakdown
High Throughput
This workload is utilizing greater than 60.0% of the available compute or memory performance of the device. To further improve performance, work will likely need to be shifted from the most utilized to another unit. Start by analyzing DRAM in the Memory Workload Analysis section.
Roofline Analysis
The rate of peak float (FP32) to double (FP64) performance on this device is 64:1. The workload achieved 16% of this device's FP32 peak performance and 0% of its FP64 peak performance. See the Profiling Guide for more details on roofline analysis.
GPU Throughput
Speed Of Light [SOL] [%]
Compute Throughput Breakdown
Memory Throughput Breakdown
Floating Point Operations Roofline
Floating Point Operations Roofline (Double Precision)
Floating Point Operations Roofline (Half Precision)
Floating Point Operations Roofline (Single Precision)
Tensor Core Operations Roofline
All units have 0 FMA operations and are disabled.
Pipe Utilization (% of elapsed cycles)
Pipe Utilization (% of peak instructions executed over elapsed cycles)
Pipe Utilization (% of active cycles)
Pipe Utilization (% of peak instructions executed over active cycles)
Compute Workload Analysis
Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instruction per clock (IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall performance.
All compute pipelines are under-utilized. Either this workload is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Occupancy sections for further details.
Memory Workload Analysis
Memory Chart
Values
Throughput
Visibility
Scheduler Statistics
Summary of the activity of the schedulers issuing instructions. Each multiple maintains a pool of warps that it can issue instructions for. The upper bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each scheduler checks the state of the allocated warps in the pool (Active Warps). Active warps that are not waiting for a dependency can be selected and issue instructions. Issue Slots Busy shows the percentage of issue cycles where an instruction was issued. On cycles with no eligible warps, the issue slot is skipped and no instruction is issued. Having many skipped issue slots indicates poor latency hiding.
Active Warps Per Scheduler [warp]
Eligible Warps Per Scheduler [warp]
No Eligible [%]
One or More Eligible [%]
Issue Slot Utilization [%]
Issued Warp Per Scheduler
Every scheduler is capable of issuing one instruction per cycle, but for this workload each scheduler only issues an instruction every 2.7 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 12 warps per scheduler, this workload allocates an average of 7.37 active warps per scheduler, but only an average of 0.27 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, avoid possible load imbalance due to highly different execution durations per warp. Reducing stalls indicated in the Warp State Statistics and Scheduler Statistics sections can help, too.
Warp State Statistics
Shows how warps were stalled in the kernel. The sum is the average number of active warps per cycle. Next to it is the relative share of each stall reason. Stalled warps are not issued an instruction for some reason. Ideally, the majority of warps should be issued and not stalled.
Warps Per Scheduler [warp]
No Instruction [%]
Number of Instructions [inst]
Source Counters
Shows the sampling results for the kernel's source code/assembly. Each sample records the state of a single warp at a given point in time. If the warp is not ready to issue its next instruction, the sampling entry provides the reason why the warp was stalled and how many cycles it was stalled before issuing. Memory-related stalls can be identified by looking at the memory dependency reasons. Execution dependency reasons can be reduced by increasing the number of independent instructions between dependant ones.
Sampling Interval [inst]
Total Samples
Dropped Samples
Samples with Stalls [%]
Stalled Samples
Not Issued Samples
Issued Samples
Top Stalls
Shows the top stalling branch efficiency and sampled warp stall reasons. Warp Stall Sampling metrics are periodically sampled over the kernel runtime. They indicate when warps were stalled and couldn't be scheduled. See the documentation for a description of all stall reasons. Only focus on stalls if the schedulers fail to issue every cycle.
Branch Instructions [inst]
Branch Instructions Ratio [%]
Warp Stall Sampling (Not Issued Samples)
Most Instructions Executed
Most Divergent Branches
Resource Optimization
Follow the order as given in the guidance, as how to navigate through the report and avoids decision performance bottlenecks in the kernel.
You can also read Profiling Guide to learn more about profiling the GPU and how to use Nsight Compute to its fullest extent.