


Manual Calculations:

Proposed schematic idea \rightarrow CE-CE-CC configuration

Known:

$$V_{CC} = 10 \text{ V}$$

$$I_{DC} < 10 \text{ mA}$$

$$A_{V0} = 50$$

$$V_O \geq 8 \text{ V}_{PP}$$

$$V_L \geq 4 \text{ V}_{PP}$$

$$R_{in} \geq 20 \text{ k}\Omega$$

$$\text{All } R \leq 220 \text{ k}\Omega$$

For a CC, the gain is close to unity so $A_{V3} = \frac{V_5}{V_4} \approx 1$ Since the total A_V (gain) at the end should be close to 50, we have $A_{V0} = A_{V01} \times A_{V02} \times A_{V03}$

$$50 = A_{V01} \times A_{V02} \times 1$$

For simplicity sake, A_{V01} and A_{V02} can have the same amplification.

$$\sqrt{50} \approx 7.1$$

$$7.1 \times 7.1 = 50.41$$

$$A_{V01} = \frac{V_2}{V_1} = -7.1$$

$$A_{V02} = \frac{V_4}{V_3} = -7.1$$

Starting with stage 1 and 2:

Since $A_{V01} = A_{V02}$, I_C for both CE's can be $400 \mu\text{A}$ as seen from the load line.Both are -7.1 because it is overall it should become non-inverting at the end.

$$g_m = \frac{I_C}{V_T} = \frac{400 \mu\text{A}}{26 \text{ mV}} \approx 0.0154 \text{ S}$$

$$I_B = 3.5 \mu\text{A}$$

$$\beta = \frac{400 \mu\text{A}}{3.5 \mu\text{A}} \approx 114.3$$

$$I_{B,DC} = 2 \mu\text{A} \text{ (operating point / quiescent)}$$

Stage 3: Assume $R_{E3} = 1 \text{ k}\Omega$ to be close to the R_L value


$$I_{C3} = 10 \text{ mA (from load line)}, \quad \beta = \frac{I_C}{I_B} = \frac{10 \text{ mA}}{65 \mu\text{A}} \approx 153.8$$

$$I_B = 65 \mu\text{A (from load line)}, \quad I_{B,DC} = 30 \mu\text{A (operating point / quiescent)}$$

To ensure that the voltage at the base is not changed too much, the divider current should be much larger than I_B . From the E24 series we can use $91 \text{ k}\Omega$ resistor for R_5 .

$$\text{Also, } g_m = \frac{10 \text{ mA}}{26 \text{ mV}} \approx 0.385 \text{ S}$$

KCL at V_s :



$$\frac{5-10}{91K} + \frac{5}{R_B} + 30\mu A = 0$$

$$-24.945\mu A + \frac{5}{R_B} = 0$$

$$R_B = \frac{5V}{24.945\mu A}$$

$$R_B = 200440.5286$$


$$R_B \approx 200K\Omega$$

5V is approximated as the voltage where Q, (operating point) is from the graph.

Assume $R_{E5} = 1K\Omega$ due to loading effect.

This process (going backwards) can continue to determine all the resistances.

Stage 2 (CE):



KVL:

$$-4.25 + 0.7 + I_E(R_{E3}) = 0$$

$$-4.25 + 0.7 + (1+\beta)I_B(R_{E3}) = 0$$

$$R_{E3} = \frac{3.55}{(1+114.3)(2\mu A)} = 15394.62272\Omega$$

$$\approx 15K\Omega$$

$$I_{C,DC} = \frac{V_{CC}}{R_C + R_E}$$

$$R_C + R_{E3} = \frac{10V}{400\mu A} = 25000 = 25K\Omega$$

$$R_C + R_{E3} = 25K\Omega$$

$$R_C = 25K - 15K = 10K\Omega$$

To find R_{C2} we need R_{in3} .

$$R_{in3} = R_5 // R_6 // \frac{\beta}{g_m} + (\beta+1)R_E$$

$$= 91K // 200K // \frac{153.8}{0.385} + (154.8)(1K)$$

$$\approx 44.57K\Omega$$

$$\frac{1}{10K} = \frac{1}{R_{C2}} + \frac{1}{44.57K}$$

$$R_{C2} \approx 13K\Omega$$

This is from stage 3

Next we can find R_E by using the gain equation. Note, since stage 1 and 2 are both CE's and have the same amplifications they will have the same biasing resistors and the calculations will follow a similar procedure.

$$A_{V_{02}} = \frac{V_3}{V_2} = \frac{-g_{m2} (R_{E2} // R_{in3})}{1 + g_{m2} R_E}$$

$$-7.1 = \frac{-0.0154 (13K // 44.57K)}{1 + 0.0154 (R_E)}$$

$$-7.1 = \frac{-154.9924266}{1 + 0.0154 (R_E)}$$

$$R_E = \left(\frac{-154.9924266}{-7.1} - 1 \right) \div 0.0154$$

$$R_E = 1352.592159 \approx 1353 \Omega$$

From this the A_{V2} (with load) can be found.

$$R_{inL3} = 91K // 200K // \frac{153.8}{0.395} + (154.8)(500) \\ \approx 34.67 K\Omega$$

From stage 3, the resistance changed from $1K\Omega$ to 500Ω when R_L is now used.

$$A_{V2} (\text{with load}) = \frac{-0.0154 (13K // 34.67K)}{1 + 0.0154 (1353)} \\ = \frac{-145.6038179}{23.8228} = -6.668001663 \approx -6.7$$

Next is finding R_{E4} for stage 2:

$$R_E = 1353 \Omega \\ \approx 1.3K \Omega$$

$$1.3K = \frac{1}{\frac{1}{R_{E3}} + \frac{1}{R_{E4}}} \\ \frac{1}{1.3K} = \frac{1}{15K} + \frac{1}{R_{E4}}$$

$$R_{E4} \approx 1423.357664 \Omega \\ \approx 1.3K \Omega$$

Lowering emitter resistance yields more gain, so rounding down in intermediate calculations is acceptable to ensure gain is met.

Biasing resistors:

similar to stage 3, we need large enough resistors such that the divider current is much larger than I_B . This is especially critical for CE's because if the divider current is too small, it can affect V_B . Assume $R_3 = 91K\Omega$ (from E24 series for simplicity sake).


Applying KCL at V_B :

$$\frac{4.25 - 10}{91K} + \frac{4.25}{R_4} + 2\mu A = 0$$

$$R_4 = 4.25 // -2\mu A - \frac{4.25 - 10}{91K} \\ = 69459.41092$$

$$R_4 \approx 68K\Omega \text{ (round down since } 70K \text{ not apart of E24)}$$

$$\text{next, } R_{in2} = R_3 // R_4 // \frac{\beta}{g_m} + (\beta + 1) R_E \\ = 91K // 68K // \frac{114.3}{0.0154} + (115.3)(1353) \\ \approx 31432.72 \approx 31.433K\Omega$$



Lastly we have stage 1 (another CE).

$$I_{C,DC} = \frac{V_{CC}}{R_C + R_{E1}}$$

$$R_C + R_{E1} = \frac{10V}{400\mu A}$$

$$= 25K\Omega$$

Applying KVL:


$$-4.25 + 0.7 + I_E \cdot R_{E1} = 0$$

$$(1 + \beta) I_B R_{E1} = 3.55$$

$$(114.3 + 1) (2\mu A) R_{E1} = 3.55$$

$$R_{E1} = 15394.62272$$

$$\approx 15K\Omega$$



$$25K\Omega = R_{C1} + R_{E1}$$

$$\therefore R_{C1} = 10K\Omega$$

$$R_{C1}: R_C = R_{C1} \parallel R_{in2}$$

$$10K = \frac{1}{\frac{1}{R_{C1}} + \frac{1}{31.433K}}$$

$$R_{C1} = 14665.70242$$

$$\approx 15K\Omega$$

→ We can use this and the same gain equation to find R_E .

$$A_{v1} = \frac{-g_m (R_{C1} \parallel R_{in2})}{1 + g_m R_E}$$

$$-7.1 = \frac{-0.0154 (14K \parallel 31.433K)}{1 + 0.0154 R_E}$$

$$R_E = \left(\frac{-150.5202242}{-7.1} - 1 \right) \div 0.0154$$

$$\approx 1299.3\Omega \approx 1.3K\Omega$$

$$R_{E2}: R_E = R_{E1} \parallel R_{E2}$$

$$1.3K = \frac{1}{\frac{1}{R_{E1}} + \frac{1}{R_{E2}}}$$

$$R_{E2} = 1423.357664$$

$$\approx 1.5K\Omega \text{ (rounded to nearest E24 series)}$$

Lastly, we can assume R_1 to be $91K\Omega$ (from the E24 series for simplicity sake) so the divider current is significantly larger than the base current.

KCL, solving for R_2 :

$$\frac{4.25 - 10}{91K} + \frac{4.25}{R_2} + 2\mu A = 0$$

$$\frac{4.25}{R_2} = 6.118681319 \times 10^{-5}$$

$$R_2 = 69459.41092$$


$$R_2 \approx 68K\Omega \text{ (apart of E24 series)}$$

$$R_{in1} = 91K \parallel 68K \parallel \frac{\beta}{g_m} + (\beta + 1) R_E$$

$$= 91K \parallel 68K \parallel \frac{114.3}{0.0154} + (115.3) (1299)$$

$$= 31195.07046$$

$$R_{in1} \approx 31.195K\Omega$$



Now that all the major calculations are done, capacitor values can be determined. Then the final quiescent current can be calculated as the final verification calculation for the circuit design, alongside the overall gain.

Values for $C_1 - C_6$: we can use the equation $Z = \frac{1}{j\omega C}$

It is important to note that emitter degeneration resistance is critical in order to maintain the gain of the CE stages. Larger capacitor values are expected for C_2, C_4, C_6 . In contrast, $R_{in1}, R_{in2}, R_{in3}$ values were relatively high already so C_1, C_3, C_5 are not required to be as large (not as critical).

The frequency Range is from 20 Hz - 50 kHz, so we can examine the impedance over this range. The sample values to test this are 100 μ F and 10 μ F.

Worst case

$$f = 20 \text{ Hz}$$

$$C_2, C_4, C_6:$$

$$Z = \frac{1}{j2\pi fC}$$

$$= \frac{1}{j2\pi (20 \text{ Hz}) (100 \mu\text{F})}$$

$$= 79.6 \Omega$$

$$C_1, C_3, C_5:$$

$$Z = \frac{1}{j2\pi (20 \text{ Hz}) (10 \mu\text{F})}$$

$$= 796 \Omega$$

Final Gains:

$$A_{V0} = -7.1 \times -7.1 = 50.41$$

$$A_V = -6.7 \times -7.1 = 47.57$$

For A_{V0} and A_V we only multiply by 2 stages since stage 3 is a CC so gain is approximately unity at stage 3. For A_V (with load) it is assumed the first CE stage will not feel the loading effect of R_L , so we multiply the -6.7 by the initially assumed -7.1.

Quiescent current: $I_{DC, \text{Total}} = I_{C1} + I_{R1} + I_{C2} + I_{R3} + I_{C3} + I_{R5}$

$$= \beta I_{B1} + \frac{V_{CC}}{R_1 + R_2} + \beta I_{B2} + \frac{V_{CC}}{R_3 + R_4} + \beta I_{B3} + \frac{V_{CC}}{R_5 + R_6}$$

$$= 114.3(2\mu) + \frac{10}{91k + 68k} + 114.3(2\mu) + \frac{10}{91k + 68k} + 153.8(30\mu) + \frac{10}{200k + 91k}$$

$$= 0.00523 \text{ A}$$

$$I_{DC, \text{Total}} = 5.23 \text{ mA}$$

An Average Case (using 1 kHz as it was apart of the requirements from the manual)

$$f = 1 \text{ kHz}$$

$$C_2, C_4, C_6:$$

$$Z = \frac{1}{2\pi (1k) (100 \mu\text{F})} = 1.6 \Omega$$

$$C_1, C_3, C_5:$$

$$Z = \frac{1}{2\pi (1k) (10 \mu\text{F})} = 15.9 \Omega$$

As seen by the calculated impedances, the selected capacitors of 100 μ F and 10 μ F should allow the circuit to maintain the gains.

$$5.23 \text{ mA} < 10 \text{ mA} \quad \checkmark$$

Final circuit schematic with calculated values:

