
Design Project

Sonjay Sivapragasam 501045929 Section 14

Monual Calculations:

Proposed schematic idea -> CE-CE-CC configuration



Known :

Vcc = 10 V

IDC & 10 mA

Avo = 50

No 38 188 VL = 4 VPP

Rin Z 20Ka

all R = 220 K.D.

For a CC, the gain is close to unity so $\sqrt{x} \approx \sqrt{x} \approx 1$

Since the total Av Igain) at the end should be close

to 50, we have Avo = Avor x Avoz x Avoz 50 = Ay, x Ayz x 1

For simplicity sake, Abi and Abe can have the

Some amplification. $\sqrt{50} \doteq 7.1$ $7.1 \times 7.1 = 50.41$ $7.1 \times 7.1 = 50.41$

Starting with Stage I and 2:

Both are -7.1 because it is overall it should become non-inverting at the end. Since to = toz, Ic for both CE's can be 400 ul as seen from the load line.

 $g_{m} = \frac{I_{c}}{V_{T}} = \frac{400 \mu A}{26 m_{V}} = 0.01545$ $B = \frac{3.5 \mu A}{3.5 \mu} = 114.3$

IB, DC = 2. WA loperating point /quiescent)

Stage 3: Assume RES = 1 KAZ to be close to the Revalue IL = 10 mA (from load line). $R = \frac{Ic}{IR} = \frac{10m}{65m} = 153.8$

IB = 65 MA (from load line) IB, De = 30 MA (operating point /quiescent)

To ensure that the voltage at the base is not changed too much, the divides current should be much larger than Is. From the E24 series we can use 91 Ka resistor for R5.

Also, $g_m = \frac{10mA}{26mV} = 0.385 \text{ S}$

$$\frac{5-10}{91K} + \frac{5}{R_8} + \frac{5}{30M} = 0$$

$$-24.945M + \frac{5}{R_6} = 0$$

$$R_6 = \frac{5}{24.945}M + \frac{5}{M}$$

$$R_6 = \frac{5}{200} \times \Omega$$

$$R_6 = \frac{5}{200} \times \Omega$$

5 v is approximated where Q, coperating point) is from the graph.

Assume RES = IKA due to loading effect.

This process (going backwards) can continue to determine all the resistances.

IB, DC from graph

Stoge 2 (CE):

Ic, De = Vec

 $\frac{RC + RE_3}{400MA} = \frac{10V}{400MA} = 25000 = 25 K \Omega$ $RC + RE_3 = 25 K \Omega$

 $RC + RE3 = 25 k \Omega$ $RC = 25k - 15k = 10k \Omega$ To find Rcz we need Ring.

$$\frac{10 \, K}{10 \, K} = \frac{1}{R_{c2}} + \frac{1}{44.57} \, K$$

$$R_{c2} = 13 \, K \, \Omega$$

Ring = R5//R6 // gm + /8+1) RE This is from = 91K //200K // 153.8 + (154.8) (1x) Stage 3

= 44.57 K 1

stuge Next we can find RE by using the gain equation. Note, since they 7 and 2 are both CE's and have the same amplifications will will have the some biasing resistors and the calculations follow a similar procedure.

```
Lastly we have stage I (another LE).
                      -4.25 +0.7 + TE RE, =0 IB, DC = 24 & RC1
                   Applying KVL:
ICIDE = VCC
Retef
                        (1+B) IB RE, = 3.55 (From (114.3+1) (2M) RE, = 3.55 graph) (0.4)

RE, = 15394.62727
RC + RE, = 10 V
400m
          = 25 K 1
                         RE1 = 15394.62272
                             = 15 K 1
25 Kn = RC1 + RE1
                              7 We can use this and the same
: RC = 10 KD
                              gain equation to find RE.
                            Av, = -9m (Rc, //Rinz)
Rci: Rc = Rcill Ring
      10K = 1
Rc1 + 1
Rc1 + 31.433 K
                             -7.1 = -0.0154/14K//31.433K)
1 + 0.0154 RE
     Rc1 = 14665. 70242
          = 18 K2
                               RE = \left(-\frac{150.5202242}{-71} - 1\right) \div 0.0154
                                     = 1299.3 1 = 1.3 KA
REZ: RE = RE, // REZ
                                 Lastly, we can assume R, to be
       R_{E_{2}} = \frac{1}{R_{E_{1}}^{-1} \cdot \frac{1}{15} k}
R_{E_{2}} = 1423.357664
                                  91KA /from the E24 series for simplicity
                                 sake) so the divider current is
                                  significantly larger than the base
                                  current,
            = 1.5 K. a. (rounded to nearest E24 series)
               Kel, solving for R2:
Vcc
               4.25-10 + 4.25 + 2M+ = 0
               \frac{4.25}{R_2} = 6.118681319 \times 10^{-5}
                   R2 = 69459.41092
                   R2 = 68 KA (apart of E24 series)
Rin, = 91 k // 68 k // \frac{8}{9m} + (B+1) RE
= 91 k // 68 k // \frac{114.3}{0.0154} + (115.3) (1299)
       - 31195.07046
Rin, = 31.195 K.
```

Now that all the major calculations are done, capacitor values can be determined. Then the final quiescent current can be calculated as the final verification colculation for the Circuit design, alongside the overall gain.

Values for C1-C6: we can use the equation $Z = \frac{1}{jwc}$. It is important to note that emitter degeneration resistance is critical in order to maintain the gain of the CE stages. Larger capacitor values are expected for C2, C4, C6. In contrast, Rin, Rinz, Rinz values were relatively high already so C1, C3, C5 are not required to be as large (not as critical).

The frequency Ronge is from 20 Hz - 50 KHz, so we can examine the impedence over this range. The sample values to test this are 100 Mf and 10 Mf. In Average Case (using IKHz as it was apart of the worst case f = 1 KHz requirements from the manual) f = 50 KHz c_{2}, c_{4}, c_{6} : c_{2}, c_{4}, c_{6} :

 $= \frac{1}{j 2\pi f C}$ $= \frac{1}{j 2\pi$

 $= 79.6 \Omega$ $= 0.32 \Omega$ C1, C3, C5.

As seen by the

jen (20Hz) (10NF) calculated impendances,

the selected capacitors
of 100NF and 10NF
Should allow the

 $4v_0 = -7.1 \times -7.1 = 50.41$ the gains. $4v_0 = -6.7 \times -7.1 = 47.57$ the gains. For Avo and Av we only multiply by 2 stages since stage 3 is a CC so gain is approximately unity at stage 3 For Av (with load) it is assumed the first CE approximately unity at stage 3.

approximately unity at stage 3. For Av (with load) it is assumed the first CE stage will not feel the loading effect of RL, so we multiply the -6.7 by the initially assumed -7.1.

Quiscent current: IDC, Total = IC, f IR, f IC, for f IC, Total = 5.23 mA

IDC, Total = 5.23 mA

IDC, Total = 5.23 mA

Final Circuit schematic with calculated values!

