### Unit 2

# Introduction to general purpose programmable peripherals (GPPP) devices

# 8255A (PPI)

The 8255A is a general purpose programmable I/O device designed to **transfer the data from I/O to interrupt I/O** under certain conditions as required. It can be used with almost any microprocessor.


It consists of three 8-bit bidirectional I/O ports (24I/O lines) which can be configured as per the requirement.

#### Ports of 8255A

8255A has three ports, i.e., PORT A, PORT B, and PORT C.

- Port A contains one 8-bit output latch/buffer and one 8-bit input buffer.
- Port B is similar to PORT A.
- Port C can be split into two parts, i.e. PORT C lower (PC0-PC3) and PORT C upper (PC7-PC4) by the control word.

These three ports are further divided into two groups, i.e. Group A includes PORT A and upper PORT C. Group B includes PORT B and lower PORT C. These two groups can be programmed in three different modes, i.e. the first mode is named as mode 0, the second mode is named as Mode 1 and the third mode is named as Mode 2.



#### Operating Modes

8255A has three different operating modes -

• Mode 0 - In this mode, Port A and B is used as two 8-bit ports and Port C as two 4-bit ports. Each port can be programmed in either input mode or output mode where outputs are latched and inputs are not latched. Ports do not have interrupt capability.

- Mode 1 In this mode, Port A and B is used as 8-bit I/O ports. They can be configured as either input or output ports. Each port uses three lines from port C as handshake signals. Inputs and outputs are latched.
- Mode 2 In this mode, Port A can be configured as the bidirectional port and Port B either in Mode 0 or Mode 1. Port A uses five signals from Port C as handshake signals for data transfer. The remaining three signals from Port C can be used either as simple I/O or as handshake for port B.

#### Features of 8255A


The prominent features of 8255A are as follows -

- It consists of 3 8-bit IO ports i.e. PA, PB, and PC.
- Address/data bus must be externally demux'd.
- It is TTL compatible.
- It has improved DC driving capability.

#### 8255 Architecture

The following figure shows the architecture of 8255A -

#### Pin diagram of Intel 8255A




#### Data Bus Buffer

It is a tri-state 8-bit buffer, which is used to interface the microprocessor to the system data bus. Data is transmitted or received by the buffer as per the instructions by the CPU. Control words and status information is also transferred using this bus.

#### Read/Write Control Logic

This block is responsible for controlling the internal/external transfer of data/control/status word. It accepts the input from the CPU address and control buses, and in turn issues command to both the control groups.



#### CS

It stands for Chip Select. A LOW on this input selects the chip and enables the communication between the 8255A and the CPU. It is connected to the decoded address, and  $A_0$  &  $A_1$  are connected to the microprocessor address lines.

Their result depends on the following conditions -

CS	$\mathbf{A}_1$	$\mathbf{A}_0$	Result
0	0	0	PORT A
0	0	1	PORT B
0	1	0	PORT C
0	1	1	Control Register
1	х	х	No Selection

#### WR

It stands for write. This control signal enables the write operation. When this signal goes low, the microprocessor writes into a selected I/O port or control register.

#### RESET

This is an active high signal. It clears the control register and sets all ports in the input mode.

#### RD

It stands for Read. This control signal enables the Read operation. When the signal is low, the microprocessor reads the data from the selected I/O port of the 8255.

#### $A_0$ and $A_1$

These input signals work with RD, WR, and one of the control signal. Following is the table showing their various signals with their result.

${\tt A}_1$	$\mathbf{A}_0$	RD	WR	CS	Result
0	0	0	1	0	$\frac{\textbf{Input Operation}}{\textbf{PORT A}} \rightarrow \textbf{Data Bus}$
0	1	0	1	0	PORT B → Data Bus
1	0	0	1	0	PORT C → Data Bus
0	0	1	0	0	Output Operation  Data Bus → PORT A
0	1	1	0	0	Data Bus → PORT A
1	0	1	0	0	Data Bus → PORT B
1	1	1	0	0	Data Bus → PORT D

# 8254(8253) - PPI

# Programmable Interval Timer

The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers. Each counter has 2 input pins, i.e. Clock & Gate, and 1 pin for "OUT" output. To operate a counter, a 16-bit count is loaded in its register. On command, it begins to decrement the count until it reaches 0, then it generates a pulse that can be used to interrupt the CPU.

#### Difference between 8253 and 8254

The following table differentiates the features of 8253 and 8254 -

8253	8254
Its operating frequency is 0 - 2.6 MHz	Its operating frequency is 0 - 10 MHz
It uses N-MOS technology	It uses H-MOS technology
Read-Back command is not available	Read-Back command is available
Reads and writes of the same counter cannot be interleaved.	Reads and writes of the same counter can be interleaved.

#### Features of 8253 / 54


The most prominent features of 8253/54 are as follows -

- It has three independent 16-bit down counters.
- It can handle inputs from DC to 10 MHz.
- These three counters can be programmed for either binary or BCD count.
- It is compatible with almost all microprocessors.

• 8254 has a powerful command called READ BACK command, which allows the user to check the count value, the programmed mode, the current mode, and the current status of the counter.

#### 8254 Architecture

The architecture of 8254 looks as follows -



# 8254 Pin Description

Here is the pin diagram of 8254 -

In the above figure, there are three counters, a data bus buffer, Read/Write control logic, and a control register. Each counter has two input signals - CLOCK & GATE, and one output signal - OUT.

#### Data Bus Buffer


It is a tri-state, bi-directional, 8-bit buffer, which is used to interface the 8253/54 to the system data bus. It has three basic functions -

- $\bullet$  Programming the modes of 8253/54.
- Loading the count registers.
- Reading the count values.

#### Read/Write Logic

It includes 5 signals, i.e. RD, WR, CS, and the address lines  $A_0$  &  $A_1$ . In the peripheral I/O mode, the RD and WR signals are connected to IOR and IOW, respectively. In the memory mapped I/O mode, these are connected to MEMR and MEMW.

Address lines  $A_0$  &  $A_1$  of the CPU are connected to lines  $A_0$  and  $A_1$  of the 8253/54, and CS is tied to a decoded address. The control word register and



counters are selected according to the signals on lines  $A_0\ \&\ A_1$ .

${f A}_1$	$\mathbf{A}_0$	Result
0	0	Counter 0
0	1	Counter 1
1	0	Counter 2
1	1	Control Word Register
X	X	No Selection

#### Control Word Register

This register is accessed when lines  $A_0$  &  $A_1$  are at logic 1. It is used to write a command word, which specifies the counter to be used, its mode, and either a read or write operation. Following table shows the result for various control inputs.

${f A}_1$	$\mathbf{A}_0$	RD	WR	CS	Result
0	0	1	0	0	Write Counter 0
0	1	1	0	0	Write Counter 1
1	0	1	0	0	Write Counter 2
1	1	1	0	0	Write Control Word
0	0	0	1	0	Read Counter 0
0	1	0	1	0	Read Counter 1
1	0	0	1	0	Read Counter 2
1	1	0	1	0	No operation
X	X	1	1	0	No operation
X	X	X	X	1	No operation

#### Counters

Each counter consists of a single, 16 bit-down counter, which can be operated in either binary or BCD. Its input and output is configured by the selection of modes stored in the control word register. The programmer

can read the contents of any of the three counters without disturbing the actual count in process.

# Intel 8253/54 - Operational Modes

8253/54 can be operated in 6 different modes. In this chapter, we will discuss these operational modes.

#### Mode 0 - Interrupt on Terminal Count

- It is used to generate an interrupt to the microprocessor after a certain interval.
- Initially the output is low after the mode is set. The output remains LOW after the count value is loaded into the counter.
- The process of decrementing the counter continues till the terminal count is reached, i.e., the count become zero and the output goes HIGH and will remain high until it reloads a new count.
- The GATE signal is high for normal counting. When GATE goes low, counting is terminated and the current count is latched till the GATE goes high again.

#### Mode 1 - Programmable One Shot

- It can be used as a mono stable multi-vibrator.
- The gate input is used as a trigger input in this mode.
- The output remains high until the count is loaded and a trigger is applied.

#### Mode 2 - Rate Generator

- The output is normally high after initialization.
- Whenever the count becomes zero, another low pulse is generated at the output and the counter will be reloaded.

#### Mode 3 - Square Wave Generator

• This mode is similar to Mode 2 except the output remains low for half of the timer period and high for the other half of the period.

#### Mode 4 - Software Triggered Mode

• In this mode, the output will remain high until the timer has counted to zero, at which point the output will pulse low and then go high again.

- The count is latched when the GATE signal goes LOW.
- On the terminal count, the output goes low for one clock cycle then goes HIGH. This low pulse can be used as a strobe.

#### Mode 5 - Hardware Triggered Mode

- This mode generates a strobe in response to an externally generated signal.
- This mode is similar to mode 4 except that the counting is initiated by a signal at the gate input, which means it is hardware triggered instead of software triggered.
- After it is initialized, the output goes high.
- When the terminal count is reached, the output goes low for one clock cycle.

# 8259 - PIC

# Programmable Interrupt Controller

# **8251 USART**

Universal Synchronous/Asynchronous Receiver/Transmitter

	8255 PPI Programmable Peripheral Interface	8251 USART
8085 MP	8254 (8253) PIT Programmable Interval Timer	8237 DMA Controller
	8259 PIC Programmable Interrupt Controller	