CS F342 COMPUTER ARCHITECTURE ASSIGNMENT 1

Implement 6-stage pipelined processor in Verilog. This processor supports **load (lw), store (sw), jump (j), or (or), and and immediate (andi)** instructions only. The processor should implement forwarding to resolve data hazards. The processor has Reset, CLK as inputs and no outputs. The processor has instruction fetch unit, decode, reg read (with 32 32-bit registers), execution, memory and writeback units. The processor also contains five pipelined registers IF/ID, ID/RR, RR/EX, EX/MEM and MEM/WB. When reset is activated the PC, IF/ID, ID/RR, RR/EX, EX/MEM and MEM/WB registers are initialized to 0, the instruction memory and register file get loaded by predefined values. When the instruction unit starts fetching the first instruction the pipelined registers contain unknown values. When the second instruction is being fetched in the IF unit, the IF/ID register will hold the instruction code for the first instruction. When the third instruction is being fetched by the IF unit, the IF/ID register contains the instruction code of the second instruction, the ID/RR register contains information related to the first instruction and so on. (Assume a 32-bit PC. Also Assume Address and Data size as 32-bit).

The instruction and its 32-bit instruction format are shown below:

Iw destinationReg, offset [sourceReg] (Sign extends data specified in instruction field (15:0) to 32-bits, add it with register specified by register number in rs field and store the data in rt from memory address [rs+offset]. Opcode for lw is 100011).

op	rs	rt	offset
6 bits (31-26)	5-bits (25-21)	5-bits (20-16)	16-bits (15-0)

sw sourceReg1, offset [sourceReg2] (Sign extends data specified in instruction field (15:0) to 32-bits, add it with register specified by register number in rs field. store the data from the reg rt to memory address [rs+offset]. Opcode for sw is 101011).

op	rs	rt	offset
6 bits (31-26)	5-bits (25-21)	5-bits (20-16)	16-bits (15-0)

or destinationReg, sourceReg1, sourceReg2 (Perform or operation on the registers specified by registers specified by register numbers in rs and rt fields and save the result in the register specified by register specified by register number in rd field. Opcode for or is 000000 and function is 100101).

ор	rs	rt	rd	shamt	funct
6 bits (31-26)	5-bits (25-21)	5-bits (20-16)	5-bits (15-11)	5-bits (10-6)	6-bits (5-0)

andi destinationReg, sourceReg, immediate (Signextends data specified in instruction field (15:0) to 32-bits, and it with register specified by register number in rs field. And store the result in rt. Opcode for andi is 001100).

op	rs	rt	offset
6 bits (31-26)	5-bits (25-21)	5-bits (20-16)	16-bits (15-0)

j target (Shift left by 2 the data specified in offset field (25:0) to 28-bits, and append the first 4 bits of PC+4. Opcode for j is 000010).


op	offset
6 bits (31-26)	26-bits (25-0)

Assume the register file contains 32 registers (R0-R31) each register can hold 32-bit data. On reset, PC and all register file registers should get initialized to 0. Ensure r0 is always zero. Each location in DMEM has 8-bit data. So, to store a 32-bit value, you need 4 locations in the DMEM, stored in big-endian format. DMEM[10] should have the value 8'd25 on reset. Also ensure that on reset, the instruction memory gets initialized with the following instructions, starting at address 0:

lw R1, R2, #10 sw R1, R3, #5 or R2, R5, R3 or R1, R6, R7 andi R1, R3, #10

The above code should run correctly on the processor implementation. Ensure that you handle the data hazards present, if any.

A partial block level representation of 6-stage pipelined processor is shown below. **Please note** that for registerfile implementation, write should be on positive edge and read should be on negative edge of the clock. Write operation depends on control signal.



As part of the assignment three files should be submitted in a zipped folder.


- 1. PDF version of this Document with all the Questions below answered with file name as **IDNO NAME.pdf.**
- 2. Design Verilog Files for all the Sub-modules (instruction fetch, Register file, forwarding unit).
- 3. Design Verilog file for the main processor.

The name of the zipped folder should be in the format IDNO_NAME.zip

NAME: Sanket Lonkar ID No: 2020B1A82099G

Questions Related to Assignment

1. Draw the complete Datapath and show control signals of the 6-stage pipelined processor. A sample Datapath for 5-stage pipelined MIPS processor has been discussed in class. A ppt named Assignmenthelp.ppt contains this 5-stage processor and is uploaded in CMS. You can modify this according to your specification.



2. List the control signals used and also the values of control signals for different instructions in a tabular format as follows:

Answer:

Instructions			Control S	ignals					
	RegDst	AluSrc	Memto Reg	Regw rite	MemR ead	Mem Write	Branch	ALu	юр
lw	0	1	1	1	1	0	0	0	0
sw	0	1	0	0	0	1	0	0	0
or	1	0	0	1	0	0	0	1	0

andi	0	1	0	1	0	0	0	0	1
j	0	0	0	0	0	0	1	1	1

3. Calculate the average cpi for the following instructions.

Answer: Theoretically, CPI calculation

Load word will take 6 cycles, store word will take (5stage + 1stall) and, each or will take 6 cycles each also and will take 6 cycles as this pipeliend processor the total cycles are 6+(no of inst -1) so, it should be

$$cpi = (6+(5-1))/5 = 2;$$

Observation:

A total 11 cycles were seen in the waveform and no of instructions are five so it would be 11/5 = 2.2 CPI

4. Implement the Instruction Fetch block. Copy the <u>image</u> of Verilog code of the Instruction fetch block here

```
module instruction_fetch(
        input clk,
        input stall,
        output [31:0] Instruction_Code
        reg [31:0] PC;
        wire [31:0] PCjump, PCnextl, PCnextmuxout;
        wire branch:
       instruction_memory im(reset, PC, Instruction_Code);
0
        assign PCjump = {PCnext1[31:28],Instruction_Code[25:0],2'b0} + PCnext1;
        assign\ PCnext1 = \{resets \sim stalls (PCnext1+4 < 37)\}? (PC+32'bl00): 32'b0;
         assign branch = reset?(~Instruction Code[31]&~Instruction Code[29]&Instruction Code[27]):0;
mux_21 m3(PCnext1,PCjump,PCnextmuxout,branch);
0
       always@(posedge clk)
       begin
0
           if(!stall)
0
                PC <= PCnextmuxout;
0
        always@(negedge reset)
       begin
0
            if (reset == 0)
0
            PC<=0;
       end
0
        assign branch = reset?(~Instruction_Code[31]&~Instruction_Code[29]&Instruction_Code[27]):0;
        mux_21 m3(PCnext1,PCjump,PCnextmuxout,branch);
```

5. Implement the Instruction Decode block. Copy the <u>image</u> of Verilog code of the Instruction decode block here

Answer:

```
module instruction_decode(
    input [31:0] instruction_code,
    output RegWriteD,
    output MemtoRegD,
    output [1:0] AlUControlD20,
    output ALUSrcD,
    output RegDstD,
    output JumpD,
    output JumpD,
    output MemRead
);

controlunit A(instruction_code[31:26],RegWriteD,MemtoRegD,MemWriteD,AlUControlD20,ALUSrcD,RegDstD,JumpD,MemRead);
endmodule
```

6. Determine the condition that can be used to detect data hazard?

Answer: Execution unit hazard detection

If Exe/Mem RegWrite = 1 and Exe/Mem Rd != \$zero and

Reg/Exe Rs = Exe/Mem Rd

OR

If Exe/Mem RegWrite = 1 and Exe/Mem Rd!= \$zero and

Reg/Exe Rt = Exe/Mem Rd

Memory Hazard detection

Mem/Writeback RegWrite = 1 and Mem/Writeback Rd!= \$zero and

Reg/Exe Rs =Mem/Writeback Rd

And not (If Exe/Mem RegWrite = 1 and Exe/Mem Rd != \$zero and

Reg/Exe Rs = Exe/Mem Rd)

Mem/Writeback RegWrite = 1 and Mem/Writeback Rd!= \$zero and

Reg/Exe Rt =Mem/Writeback Rd

And not (If Exe/Mem RegWrite = 1 and Exe/Mem Rd!= \$zero and

Reg/Exe Rt = Exe/Mem Rd)

7. Implement the Register File and copy the image of Verilog code of Register file unit here.

```
module Register_File(
       input [4:0] Read_reg_numl,
       input [4:0] Read_reg_num2,
       input [4:0] Write reg num,
       input [31:0] Write_Dat,
       input reset,
       input clock,
       input RegWriteout,
       output [31:0] Read Datll,
       output [31:0] Read_Dat21
       reg [31:0] Regmemory [31:0];
       reg [31:0] Read_Dat1;
       reg [31:0] Read_Dat2;
         wire iszero;
         assign iszero = ~(Write_reg_num[0]|Write_reg_num[1]|Write_reg_num[2]|Write_reg_num[3]|Write_reg_num[4]);
0
       assign Read_Datl1 = Read_Datl;
0
       assign Read_Dat21 = Read_Dat2;
00
       always@(negedge reset) begin
       if(reset == 0)
       begin
00000000
           Regmemory[0] = 32'h0; Regmemory[1] = 32'h1; Regmemory[2] = 32'h2; Regmemory[3] = 32'h3;
           Regmemory[4] = 32'h4; Regmemory[5] = 32'h5; Regmemory[6] = 32'h6; Regmemory[7] = 32'h7;
           Regmemory[8] = 32'h8; Regmemory[9] = 32'h9; Regmemory[10] = 32'h4; Regmemory[11] = 32'h3;
           Regmemory[12] = 32'hC; Regmemory[13] = 32'hD; Regmemory[14] = 32'hE; Regmemory[15] = 32'hF;
           Regmemory[16] = 32'h0; Regmemory[17] = 32'h2; Regmemory[18] = 32'h3; Regmemory[19] = 32'h4;
            Regmemory[20] = 32'h5; Regmemory[21] = 32'h6; Regmemory[22] = 32'h7; Regmemory[23] = 32'h8;
            Regmemory[24] = 32'h0; Regmemory[25] = 32'h2; Regmemory[26] = 32'h3; Regmemory[27] = 32'h4;
            Regmemory[28] = 32'h5; Regmemory[29] = 32'h6; Regmemory[30] = 32'h4; Regmemory[31] = 32'h7;
0
        always@(negedge clock)
        begin
0
            Read_Dat1 = Regmemory[Read_reg_num1];
0
             Read_Dat2 = Regmemory[Read_reg_num2];
              end
0
        always @(posedge clock) begin
00
           if(RegWriteout == 1 & reset ==1)
                                                // iszero != 1 a
              Regmemory[Write_reg_num] = Write_Dat;
        end
    endmodule
```

8. Implement the forwarding unit and copy the <u>image</u> of Verilog code of forwarding unit here.

```
module forwarding unit (
       input [4:0] Rd_exe_mem,
       input [4:0] Rd_mem_wb,
       input [4:0] Rs_reg_exe,
       input [4:0] Rt_reg_exe,
       input Regwrite_exe_mem,
       input Regwrite_mem_wb,
       output [1:0] Rs_cont,
        output [1:0] Rt_cont
    reg [1:0] rs, rt;
00000
    always @(*) begin
       if (Rs_reg_exe == Rd_exe_mem & Regwrite_exe_mem == 1 & Rd_exe_mem != 5'b0)
        else if (Rs reg exe == Rd mem wb & Regwrite mem wb == 1 && Rd mem wb != 5'b0)
            rs <= 2'b10;
       else
0
            rs <= 2'b00;
    end
0000
    always @(*) begin
       if (Rt_reg_exe == Rd_exe_mem & Regwrite_exe_mem == 1 & Rd_exe_mem != 5'b0)
            rt <= 2'b01;
       else if (Rt_reg_exe == Rd_mem_wb & Regwrite_mem_wb == 1 & Rd_mem_wb != 5'b0)
0
            rt <= 2'bl0;
       else
            rt <= 2'b00;
    end
O assign Rs_cont = rs;
O assign Rt_cont = rt;
    endmodule
```

9. Implement complete processor in Verilog (using all the Datapath blocks). Copy the <u>image</u> of Verilog code of the processor here. (Use comments to describe your Verilog implementation)

```
module Processor (
     input clock,
      input reset
wire [31:0] instruction_code;
wire [31:0] instruction_code_out;
wire RegWriteD,MemtoRegD,MemWriteD,ALUSrcD,RegDstD,JumpD,MemRead;
wire [1:0] AlUControlD20;
wire stall;
wire [25:0] instruction_code_outl;
wire [1:0] AlUControlD20out;
wire RegWriteout, MemtoRegDout, MemWriteDout, ALUSrcDout, RegDstDout, JumpDout, MemReadout;
wire [31:0] Read_dat1;
wire [31:0] Read_dat2;
// make wire for RegWriteout4
// make wire for write_reg_num_out1
// make wire for Write_Dat
wire RegWriteout4;
wire [4:0] write_reg_num_outl;
wire [31:0] Write_Dat;
wire [31:0] immediateData_in;
wire[31:0] immediateData_out;
wire[31:0] RS_out;
wire[31:0] Rt_out;
wire [1:0] AlUControlD20outl;
wire RegWriteoutl, MemtoRegDoutl, MemWriteDoutl, ALUSrcDoutl, RegDstDoutl, JumpDoutl, MemReadoutl;
wire [25:0] instruction_code_out2;
wire [1:0] AlUControlD20out2;
wire RegWriteout2, MemtoRegDout2, MemWriteDout2, ALUSrcDout2, RegDstDout2, JumpDout2, MemReadout2;
wire [31:0] ALU_result;
wire [31:0] ALU_result_out,Rt_outl;
wire [1:0] Rs_cont,Rt_cont;
wire [31:0] muxout1,muxout2,ALUin2;
wire [4:0] write_reg_num;
wire [4:0] write_reg_num_out;
wire RegWriteout3,MemWriteDout3,MemReadout3,MemtoRegDout3;
wire [31:0] Mem Read dat;
wire [31:0] ALU_result_out1,Mem_Read_dat_out;
wire MemtoRegDout4;
wire [31:0] PCnext_outl;
```

```
| Mark | [31:0] | Check | Chec
```

```
| Fig. of any instance | Fig. 10 | Fig. 2 | Fig.
```


10. Test the processor design by generating the appropriate clock and reset. Copy the <u>image</u> of your testbench code here.

```
module Processor test();
O reg clock =0;
O reg reset =0;
    Processor dut (clock, reset);
    //always
    //begin
   //clock = ~clock; #10;
    //end
   //initial
   //begin
    //reset = 1; #5;
    //reset =0; #200;
    //reset =1;
    //end
   initial begin
       reset=1'b0; #1;
      reset=1'bl; #130;
       $stop;
    initial begin
           clock=1'b0;
00
           forever begin
              #5 clock=~clock;
               end
           end
    endmodule
```

11. Verify if the register file is getting updated according to the set of instructions (mentioned earlier).

Copy verified <u>Register file</u> waveform here (show only the Registers that get updated, CLK, and RESET):


.



12. What are the total number of cycles needed to issue the program given above on the pipelined MIPS Processor? What is the CPI of the program?

Answer: 11 cycles and 5 instructions so CPI = 11/5 = 2.2

13. Make a diagram showing the clock by clock execution of each instruction, indicating stalling, forwarding etc wherever necessary.



14. Your design synthesisable? Which target FPGA was used for synthesis?

Answer: Yes, Zynq-7000,xc7z020clg484-1

15. Provide the synthesis report in tabular form (resources consumed)?

Answer:

```
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
    | Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
              : Sun Apr 14 20:23:49 2024
: Ace running 64-bit major release (build 9200)
    | Date
    | Host
    Command
                 : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
    | Design : Processor
| Device : xc7z020clg484-1
| Speed File : -1
    | Design State : Synthesized
11
13 Utilization Design Information
15 Table of Contents
   1. Slice Logic
18 1.1 Summary of Registers by Type
19 2. Slice Logic Distribution
20 3. Memory
21 4. DSP
22 5. IO and GT Specific
23 6. Clocking
24 7. Specific Feature
25 8. Primitives
26 9. Black Boxes
27 10. Instantiated Netlists
29 1. Slice Logic
32 !
           Site Type | Used | Fixed | Prohibited | Available | Util% |
33 | 1
53200 |
                                        01 01 01 01 01 01 01 01 01 01 01
                                                               53200 |
                                                                        0.00
                                                               17400 | 0.00
                                                              106400 |
                                                              106400 | 0.00
                                                              106400 | 0.00
                                                               26600 | 0.00 |
```

45 | 46 | 1.1 Summary of Registers by Type - | - | - | - | - | Set | 53 | 1 0 54 | 1 0 Set I Reset | 55 | 1 0 56 | 1 0 Set | Reset | - | - | Yes - | - | - | Set | 57 | 1 0 58 | 1 0 Set | Yes | 59 | 1 0 60 | 1 0 Yes | Reset | Yes | Set | Yes | Reset | - I - I 61 : 1 0

65 2. Slice Logic Distribution

63

1	Site Type						Prohibited					
†	Slice	-+ 	0	1	0	1	0	+	13300			•
1	SLICEL	1	0	ī	0	ı		ı		ı		1
1	SLICEM	1	0	1	0	1		ı		1		1
1	LUT as Logic	1	0	I	0	ı	0	Ī	53200	1	0.00	I
ı	LUT as Memory	1	0	I	0	ı	0	ı	17400	1	0.00	1
I	LUT as Distributed RAM	1	0	١	0	I		ı		1		ı
I	LUT as Shift Register	1	0	1	0	I		ı		1		1
1	Slice Registers	1	0	I	0	I	0	I	106400	1	0.00	1
1	Register driven from within the Slice	T	0	I		I		Ī		1		1
I	Register driven from outside the Slice	1	0	1		I		I		1		1
I	Unique Control Sets	1	0	Ī		1	0	ı	13300	1	0.00	I

83 | * * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.

85

86 3. Memory

89 ' +-----90 | Site Type | Used | Fixed | Prohibited | Available | Util% | 0 1 93 | RAMB36/FIFO* | 94 | RAMB18 | 0 1 0 I 0 I 140 | 0.00 | 280 | 0.00 |

95 : +-----

+		+		+		+		-+		+	
ı	Site Type	н	Used	1	Fixed	1	Prohibited	1	Available	1	Util
+		-+		+		+		-+		+	
ī	Block RAM Tile	1	0	1	0	1	0	1	140	ı	0.00
ī	RAMB36/FIFO*	1	0	1	0	1	0	1	140	ı	0.00
ı	RAMB18	1	0	1	0	1	0	ì	280	ı	0.00

*Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO3EE or one FIFO3EE. Sowever, if a FIFO3EE loccupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

Site Typ	pe U	sed	Fixed	1	Prohibited	1	Available	1	Util%	1
DSPs	1	0 1	0	i	.0	i	220	i	0.00	i

3. Memory							
+	+		+		++		
Site Type Used Fixe							
+							
Block RAM Tile 0		0			0.00		
	0 1	0		140	0.00		
RAMB18 0					0.00		
* Note: Each Block RAM Tile on						here	efo
4. DSP							
+		+		+	+		
Site Type Used Fixed F							
t		+		+	+		
				0.0			
DSPs		0 1	22	0.0	00		
DSPs 0 0 5. IO and GT Specific		0	22	10 0.0	00		
DSPs 0 0 5. IO and GT Specific	Used	0 +	22	hibited	00 +	ole	1 0
DSP# 0 0 5. IO and GT Specific	Used	0	22 	hibited	00 + Availab	ole	1 0
S. IO and GT Specific	Used	0	22	to 0.0	00 +	ole	1
DSP2	Used	0 	22	ohibited	OO	200 2	1
DSPs	Used	Fixed 0 0 0 0 0 0 0 0 0	22	ohibited	OO	200 2	1
DSPB O O	Used	Fixed 0 0 0 0 0 0 0 0 0	Pro	ohibited	Availat	200 2 130 4	1 1
DSPs 0 0 5. IO and GT Specific Site Type	Used	Fixed 0	Pro	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Availat	200 2 130 4	1 1 1 1 1
DSPB O O	Used	Fixed	Pro	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 +	200 2 130 4 4 16	1 1 1 1 1
DSF# O O	Used	Fixed	Pro	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 +	200 2 130 4 4 16 16	1 1 1 1 1 1
DSPB O O	Used	Fixed	Pro	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 +	200 2 130 4 4 16 16	10
DSP# O O S. IO and GT Specific Site Type Bonded IOB Bonded IORAD# Bonded IORAD# BONDED IORAGE BONDED IORAGE	Used	Fixed	22	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 +	200 2 130 4 4 16 16 4	1 1 1 1 1 1 1 1 1 1 1 1 1
DSP# O O	Used	Fixed	Pro	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 +	200 2 130 4 4 16 16	1 0
DSP# O O	Used	0 Fixed 0 0	Pro	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00	200 2 130 4 4 16 4 192 16 16	
DSP# O O	Used	Fixed	Pro	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00	200 2 130 4 4 16 4 192 16 16	
DSP9 0 0 S. IO and GT Specific Site Type Donded IOB Donded IOB Donded IORAD Donded IORAD Donded IORAD Donded IORAD DONDED IORAD PRASER REF OUT FRASER OUT FRY PRASER IN FRY IDELINE INDEXES IN FRY IDELINE INDEXE IN FRY IDELINE INDEXES IN FRY IDELINE INDEXE IN FRY IDELINE INDE	Used	0	Pro	0 0.0	00	2000 2 1300 4 16 16 16 16 16 16 16	1111111111111
DSP9 0 0 S. IO and GT Specific Site Type Donded IOB Donded IOB Donded IORAD Donded IORAD Donded IORAD Donded IORAD DONDED IORAD PRASER REF OUT FRASER OUT FRY PRASER IN FRY IDELINE INDEXES IN FRY IDELINE INDEXE IN FRY IDELINE INDEXES IN FRY IDELINE INDEXE IN FRY IDELINE INDE	Used	Fixed	Pro	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Availat	2000 2 1300 4 4 16 16 16 16 16 16	11

```
131 ;
132 | 6. Clocking
133 : -----
134 '
135 : +-----
136 | Site Type | Used | Fixed | Prohibited | Available | Util% |
137 | +-----
145 +----
146
147
148 ! 7. Specific Feature
149 : -----
150
151 ; +-----
152 | Site Type | Used | Fixed | Prohibited | Available | Util% |
153 ! +-----
154 | BSCANE2 | 0 | 0 | 0 | 4 | 0.00 |
155 | CAPTUREE2 | 0 | 0 | 0 | 1 | 0.00 |
156 | DNA_PORT | 0 | 0 | 0 | 1 | 0.00 |
157 | EFUSE_USR | 0 | 0 | 0 | 1 | 0.00 |
158 | FRAME_ECCE2 | 0 | 0 | 0 | 1 | 0.00 |
159 | ICAPE2 | 0 | 0 | 0 | 2 | 0.00 |
160 | STARTUPE2 | 0 | 0 | 0 | 1 | 1 | 0.00 |
161 | XADC | 0 | 0 | 0 | 1 | 1 | 0.00 |
162 +-----
163
165 8. Primitives
166 ---
167
168 : +--
169 | Ref Name | Used | Functional Category |
170 : +-----
171
172
173 9. Black Boxes
174 : -----
175
176 ! +-----
177 | Ref Name | Used |
178 +----+
179
180
181 | 10. Instantiated Netlists
182 -----
```

Unrelated Questions

What were the problems you faced during the implementation of the processor?

Answer: I faced problem in stalling and forwarding, store after load created problem for me but sorted it.

Did you implement the processor on your own? If you took help from someone whose help did you take? Which part of the design did you take help for?

Answer:

Honor Code Declaration by student:

- My answers to the above questions are my own work.
- I have not shared the codes/answers written by me with any other students. (I might have helped clear doubts of other students).
- I have not copied other's code/answers to improve my results. (I might have got some doubts cleared from other students).

Name: Sanket Lonkar Date: 14/04/2024

ID No.: 2020B1A82099G