


## The 8085/8080A based Microcomputer Systems

### The 8085 microprocessor:

- It is an 8 bit general purpose processor capable of addressing 64K of memory.
- It has 40 pins, requires a +5V single power supply and operates with a 3 MHz single phase clock.
- 8080A is its predecessor.
- The instruction set of 8085 is compatible with that of 8080A which means programs written for 8080A will be executed by 8085 but 8085 programs cannot be executed on 8080A.
- 8080A and 8085 IC are not pin compatible.



**FIGURE 4.1**  
The 8085 Microprocessor Pinout and Signals

- All the signals can be classified into six groups :
- (1) address bus
  - (2) data bus
  - (3) control and status bus
  - (4) power supply and frequency signals
  - (5) interrupt and peripheral initiated signals
  - (6) serial I/O ports.

## → Address Bus

The 8085 has eight signal lines  $A_{15}-A_0$ , which are unidirectional and need as high order address bus.

## → Muxed Address / Data Bus :

The single lines  $AD_7$  to  $AD_0$  are bidirectional. They serve a dual purpose. They are used as low order address bus as well as data bus.

In executing an instruction, during the earlier part of the cycle, these lines are used as the low-order address bus. During the later part of the cycle, they are used as data bus.

## → Control and Status Signals.

This group of signals includes two control signals ( $\overline{RD}$ ,  $\overline{WR}$ ), three status signals ( $Z0/\bar{m}$ ,  $S_1$ ,  $S_0$ ) to identify the nature of operation and one special signal (ALE) to indicate the beginning of the operation.

ALE - Address latch enable -

This is a positive going pulse generated every time the 8085 begins an operation (machine cycle).

This indicates the bits on AD<sub>7</sub>-AD<sub>0</sub> are address bits.

This signal is used primarily to latch the low order address from the multiplexed bus and generate a separate set of eight address lines A<sub>7</sub> to A<sub>0</sub>.

$\overline{RD}$  → Read : This is a read control signal (active low).

This signal indicates that the selected 810 or memory device is to <sup>be</sup> read and data are available on data bus.

$\overline{WR}$  - Write:

This is a write control signal (active low).  
This signal indicates that the data on the  
data bus are to be written into a selected  
memory or I/O location.

$20/\bar{m}$ :

This is a status signal used to differentiate between I/O and memory operations. When it is high, it indicates I/O operation. When it is low, it indicates a memory operation. This signal is combined with RD (Read) and WR (Write) to generate I/O and memory control signals.

$S_1$  and  $S_0$ :

These status signals, similar to  $20/\bar{m}$ , can identify various operations, but these are rarely used in small systems.

**TABLE 4.1**  
8085 Machine Cycle Status and Control Signals

<b>Machine Cycle</b>	<b>Status</b>			<b>Control Signals</b>
	<b>IO/M</b>	<b>S<sub>1</sub></b>	<b>S<sub>0</sub></b>	
Opcode Fetch	0	1	1	$\overline{\text{RD}} = 0$
Memory Read	0	1	0	$\overline{\text{RD}} = 0$
Memory Write	0	0	1	$\overline{\text{WR}} = 0$
I/O Read	1	1	0	$\overline{\text{RD}} = 0$
I/O Write	1	0	1	$\overline{\text{WR}} = 0$
Interrupt Acknowledge	1	1	1	$\overline{\text{INTA}} = 0$
Halt	Z	0	0	
Hold	Z	X	X	
Reset	Z	X	X	

NOTE: Z = Tri-state (high impedance)

X = Unspecified

**TABLE 4.2**

8085 Interrupts and Externally Initiated Signals

<input type="checkbox"/> INTR (Input)	Interrupt Request: This is used as a general-purpose interrupt; it is similar to the INT signal of the 8080A.
<input type="checkbox"/> INTA (Output)	Interrupt Acknowledge: This is used to acknowledge an interrupt.
<input type="checkbox"/> RST 7.5 (Inputs)	Restart Interrupts: These are vectored interrupts that transfer the program control to specific memory locations. They have higher priorities than the INTR interrupt. Among these three, the priority order is 7.5, 6.5, and 5.5.
RST 6.5	
RST 5.5	
<input type="checkbox"/> TRAP (Input)	This is a nonmaskable interrupt and has the highest priority.
<input type="checkbox"/> HOLD (Input)	This signal indicates that a peripheral such as a DMA (Direct Memory Access) controller is requesting the use of the address and data buses.
<input type="checkbox"/> HLDA (Output)	Hold Acknowledge: This signal acknowledges the HOLD request.
<input type="checkbox"/> READY (Input)	This signal is used to delay the microprocessor Read or Write cycles until a slow-responding peripheral is ready to send or accept data. When this signal goes low, the microprocessor waits for an integral number of clock cycles until it goes high.

- RESET IN**: When the signal on this pin goes low, the program counter is set to zero, the buses are tri-stated, and the MPU is reset.
- RESET OUT**: This signal indicates that the MPU is being reset. The signal can be used to reset other devices.


## Serial I/O ports:

→ The 8085 has two signals to implement serial transmission : SID (Serial Input Data) and SOD (Serial Output Data)

## Bus Timings:

→ To understand the functions of various signals of 8085, we must examine the timings of these signals in relation to the system clock.

Ex:- Illustrate the timing of data flow when the instruction code 0100 1111 (4FH - mov. C, A), stored in memory location 2005H is being fetched.



**FIGURE 4.2**  
**Data Flow from Memory to the MPU**

~~Diagram~~ ...

To fetch one byte, the MPU performs the following steps:

Step 1: The PC places the 16 bit memory address on the address bus.

At  $T_1$   $\rightarrow$  the higher order memory address  $20H$  is placed on the address lines  $A_{15}-A_8$ .

$\rightarrow$  the low order memory address  $05H$  is placed on the bus  $AD_7-AD_0$ .

$\rightarrow$  ALE goes high.

$\rightarrow$   $20/\bar{m}$  goes low, indicating this is a memory related operation.


memory access - 1

Step 2 : The control unit sends the control signal  $\bar{RD}$  to enable memory chip.

$\bar{RD}$  is sent out during clock period  $T_2$ , thus enabling memory chip

$\bar{RD}$  signal is a line for two clock periods

Step 3 : The byte from memory location is placed on data bus ( $AD_2 - AD_0$ ).




**FIGURE 4.3**

Timing: Transfer of Byte from Memory to MPU

Demultiplexing the Bus  $AD_7 - AD_0$ :

- The need for demultiplexing the bus  $AD_7 - AD_0$  becomes easier to understand after examining the previous timing diagram.
- The address on the high order bus ( $20H$ ) remains on the bus for three clock periods. The low order address ( $05H$ ) is lost after the first clock period.
- This address ~~is~~ needs to be latched and used for identifying the memory location.  
If the bus  $AD_7 - AD_0$  is used to identify the memory locations ( $2005H$ ), the address will change to  $204FH$  after the first clock period.



**FIGURE 4.4**  
Schematic of Latching Low-Order Address Bus

The figure shows a schematic that uses a latch and ALE signal to demultiplex the bus.

→ Three bus  $A_{07} - A_0$  is connected as

the input to the latch 74LS373.

The ALE signal is connected to the Enable (E) pin of the latch and the output control ( $\overline{OC}$ ) signal of latch is grounded.

→ When ALE goes high, the latch is transparent; that means the output changes according to input data.

During  $T_1$ , the output of latch is 05H.

When the ALE goes low, the low data byte 05H is latched until the next ALE and the output of latch represents the low order address bus  $A_7 - A_0$ , after the latching operation.

After examining the timing diagram, we can make the following observations.

1. The machine code  $4FH$  ( $0100\ 1111$ ) is a one byte instruction that copies contents of accumulator A into register C.
2. The 8085 microprocessor requires one external operation, fetching a machine code (opcode) from memory location  $\$005H$ .
3. The entire operation - fetching, decoding and execution - requires four clock periods.


We define three terms instruction cycle, machine cycle and T-State:

Instruction Cycle: It is defined as the time required to complete the execution of an instruction. In 8085, instruction cycle consists of one to six machine cycles or one to six operations.

Machine Cycle: It is defined as the time required to complete one operation of accessing memory, I/O, or acknowledging an external request. This consists of three to six T-states.

T-State: T-state is defined as one subdivision of the operation performed in one clock period.

These subdivisions are internal states synchronized with the system clock. Each T-state is precisely equal to one clock period. The terms T-state and clock period are often used synonymously.

**FIGURE 4.7**

The 8085A Microprocessor: Functional Block Diagram

NOTE: The 8085A microprocessor is commonly known as the 8085.

SOURCE: Intel Corporation, *Embedded Microprocessors* (Santa Clara, Calif.: Author, 1994), pp. 1-11.

## THE ALU

The arithmetic/logic unit performs the computing functions; it includes the accumulator, the temporary register, the arithmetic and logic circuits, and five flags. The temporary register is used to hold data during an arithmetic/logic operation. The result is stored in the accumulator, and the flags (flip-flops) are set or reset according to the result of the operation.

The flags are affected by the arithmetic and logic operations in the ALU. In most of these operations, the result is stored in the accumulator. Therefore, the flags generally reflect data conditions in the accumulator—with some exceptions. The descriptions and conditions of the flags are as follows:

- **S—Sign flag:** After the execution of an arithmetic or logic operation, if bit D<sub>7</sub> of the result (usually in the accumulator) is 1, the Sign flag is set. This flag is used with signed numbers. In a given byte, if D<sub>7</sub> is 1, the number will be viewed as a negative number; if it is 0, the number will be considered positive. In arithmetic operations with signed numbers, bit D<sub>7</sub> is reserved for indicating the sign, and the remaining seven bits are used to represent the magnitude of a number. However, this flag is irrelevant for the operations of unsigned numbers. Therefore, for unsigned numbers, even if bit D<sub>7</sub> of a result is 1 and the flag is set, it does not mean the result is negative. (See Appendix A2 for a discussion of signed numbers.)
- **Z—Zero flag:** The Zero flag is set if the ALU operation results in 0, and the flag is reset if the result is not 0. This flag is modified by the results in the accumulator as well as in the other registers.
- **AC—Auxiliary Carry flag:** In an arithmetic operation, when a carry is generated by digit D<sub>3</sub> and passed on to digit D<sub>4</sub>, the AC flag is set. The flag is used only internally for BCD (binary-coded decimal) operations and is not available for the programmer to change the sequence of a program with a jump instruction.
- **P—Parity flag:** After an arithmetic or logical operation, if the result has an even number of 1s, the flag is set. If it has an odd number of 1s, the flag is reset. (For example, the data byte 0000 0011 has even parity even if the magnitude of the number is odd.)
- **CY—Carry flag:** If an arithmetic operation results in a carry, the Carry flag is set; otherwise it is reset. The Carry flag also serves as a borrow flag for subtraction.

The bit positions reserved for these flags in the flag register are as follows:

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
S	Z		AC		P		CY

Among the five flags, the AC flag is used internally for BCD arithmetic; the instruction set does not include any conditional jump instructions based on the AC flag. Of the remaining four flags, the Z and CY flags are those most commonly used.

### **TIMING AND CONTROL UNIT**

This unit synchronizes all the microprocessor operations with the clock and generates the control signals necessary for communication between the microprocessor and peripherals. The control signals are similar to a sync pulse in an oscilloscope. The RD and WR signals are sync pulses indicating the availability of data on the data bus.

### **INSTRUCTION REGISTER AND DECODER**

The instruction register and the decoder are part of the ALU. When an instruction is fetched from memory, it is loaded in the instruction register. The decoder decodes the instruction and establishes the sequence of events to follow. The instruction register is not programmable and cannot be accessed through any instruction.

### **REGISTER ARRAY**

The programmable registers were discussed in the last chapter. Two additional registers, called temporary registers W and Z, are included in the register array. These registers are used to hold 8-bit data during the execution of some instructions. However, because they are used internally, they are not available to the programmer.

## Instruction classification

- An instruction is a binary pattern designed inside the microprocessor to perform a specific function.
- The entire group of instructions, called the instruction set, determines what functions the microprocessor can perform.
- 8085 microprocessor includes the instruction set of its predecessor, 8080A, plus two additional instructions.

### The 8085 Instruction Set:

- five functional categories:
  - ① Data transfer (copy) operations
  - ② Arithmetic operations
  - ③ logical operations
  - ④ branching operations
  - ⑤ machine-control operations.

## Data Transfer (Copy) operations :

This group of instructions copies data from a location called a source to another location, called destination, without modifying the contents of the source.

### Type

- Between registers → Copy contents of Reg B into Reg D
- Specific data byte to a register or memory location → Load reg B with data byte 32H
- Between a memory location and a register → From memory location 2000H to a reg B
- Between I/O device and accumulator → From an input keyboard into acc A.

## Arithmetic Operations

→ These instructions perform operations such as addition, subtraction, increment, decrement.

### ① Addition:

Any 8 bit number, or the contents of a register, or the contents of a memory location can be added to the contents of accumulator, and the sum is stored in the accumulator.

Note : No two 8 bit registers can be added directly.

( DAD is an exception : It adds 16 bit data directly in register pairs )

### ② Subtraction:

Any 8 bit number, or contents of a register or the contents of a memory location can be subtracted from the contents of accumulator and the results stored in accumulator.

The subtraction is performed in 2's complement and the result if negative are expressed in 2's complement.

No two registers can be subtracted directly.

### ③ Increment / Decrement :

The 8 bit contents of a register or a memory location can be incremented or decremented by 1.

Similarly, the 16 bit contents of a register pair (such as BC) can be incremented or decremented by 1.

The increment and decrement operations can be performed in any one of the registers or in a memory location.

## Logical operations

### ① AND, OR, Ex-OR:

Any 8 bit number, or the contents of a register or of a memory location can be logically ANDed, ORed, or Ex-ORed with the contents of ACC and result is stored in ACC.

### ② Rotate:

Each bit in the ACC. can be shifted either left or right to the next position.

### ③ Compare:

Any 8 bit number, the contents of a register or a memory location can be compared for equality, greater than, less than with the contents of ACC.

#### ④ complements :

The contents of Acc. can be complemented ; all o's are replaced by i's and all i's are replaced by o's.

Branching Operations

→ This group of instructions alter the sequence of program execution either conditionally or unconditionally.

### ① Jump :

conditional jumps are very important in decision making process in programming. These instructions test for a certain condition (eg Z or CY flag) and alter the program sequence when the condition is met. The instruction set also includes an instruction called unconditional jump.

### ② Call, Return, Restart :

These instructions change the sequence of a program either by calling a subroutine or returning <sup>from</sup> a subroutine.

The conditional call and return instruction can also test condition flags.

## Instruction, Data format, and Storage

→ An instruction is a command to the microprocessor to perform a given task on a specified data.

Each instruction has two parts:

- ① operation code (opcode) : task to be performed
- ② operands : data to be operated on.

The operand can be specified in various ways:  
It may include 8 bit (or 16 bit) data, an internal register, a memory location, or an 8 bit or 16 bit address. In some instructions, the operand is implicit.

Instruction word size:

→ 8085 instruction set is classified into three groups according to word size or byte size

- ① 1-byte instructions
- ② 2-byte instructions
- ③ 3-byte instructions.

One-byte instructions:

A 1-byte instruction includes opcode and operand in same byte.

Two byte instructions:

In 2-byte instruction, the first byte specifies the opcode and the second byte specifies the operands.

These instructions would require two memory locations to store binary code.

Three Byte Instructions:

In 3-byte instructions, the first byte specifies the opcode, the following two bytes specify the 16 bit address.

These instructions would require three memory locations to store the binary code.

Machine Control Operations:

These instructions control machine functions such as Halt, Interrupt or do nothing.

## Opcode format:

- To understand the opcodes, we need to examine how an instruction is designed into the microprocessor.
- In the design of 8085 microprocessor chip, all operations, registers, status flags are identified with a specific code.

### Ex:- Internal Registers

<u>Code</u>	<u>Register</u>	<u>Code</u>	<u>Register Pairs</u>
000	B	00	BC
001	C	01	DE
010	D	10	HL
011	E	11	AF, OR SP
100	H		
101	L		
110	A		
	Reserved for memory related operations		

Clues on how to recognize the no. of bytes in an instruction of the 8025 microprocessor

### 1. One-byte instruction:

A mnemonic followed by letter (or two letters) representing the registers is a one byte instruction.

Ex:- MOV A,B, DCX SP, RRC

Note: Instructions with implicit registers are also one byte.

### 2. Two byte instructions:

A mnemonic followed by 8 bit (byte) is a two byte instruction.

Ex:- MVI A, 8bit ; ADD 8bit

### 3. Three byte instruction:

A mnemonic followed by 16 bit (also known as adr, or dble) is a three byte instruction.

Ex:- LXI B, 16 bit (dble)

JNZ 16 bit (adr)

CALL 16 bit (adr)

How does the microprocessor differentiate between data and instruction code?

Ans: The microprocessor interprets the first byte it fetches as an opcode.

When ~~8085~~ is reset, its PC is cleared to 0000H, and it fetches the first code from the location 0000H.

**Important Note:** In the 8085 processor, data transfer instructions do not affect the flags.

Opcode	Operand	Description
MOV	Rd,Rs*	<p>Move</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 1-byte instruction</li> <li><input type="checkbox"/> Copies data from source register Rs to destination register Rd</li> </ul>
MVI	R,8-bit*	<p>Move Immediate</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 2-byte instruction</li> <li><input type="checkbox"/> Loads the 8 bits of the second byte into the register specified</li> </ul>
OUT	8-bit port address	<p>Output to Port</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 2-byte instruction</li> <li><input type="checkbox"/> Sends (copies) the contents of the accumulator (A) to the output port specified in the second byte</li> </ul>
IN	8-bit port address	<p>Input from Port</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 2-byte instruction</li> <li><input type="checkbox"/> Accepts (reads) data from the input port specified in the second byte, and loads into the accumulator</li> </ul>
HLT		<p>Halt</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 1-byte instruction</li> <li><input type="checkbox"/> The processor stops executing and enters wait state</li> <li><input type="checkbox"/> The address bus and data bus are placed in high impedance state. No register contents are affected</li> </ul>
NOP		<p>No Operation</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 1-byte instruction</li> <li><input type="checkbox"/> No operation is performed</li> <li><input type="checkbox"/> Generally used to increase processing time or substitute in place of an instruction. When an error occurs in a program and an instruction needs to be eliminated, it is more convenient to substitute NOP than to reassemble the whole program</li> </ul>

<b>ADD : Add</b>	Add the contents of a register.*
<b>ADI : Add Immediate</b>	Add 8-bit data.
<b>SUB : Subtract</b>	Subtract the contents of a register.
<b>SUI : Subtract Immediate</b>	Subtract 8-bit data.
<b>INR : Increment</b>	Increase the contents of a register by 1.
<b>DCR : Decrement</b>	Decrease the contents of a register by 1.

The arithmetic operations Add and Subtract are performed in relation to the contents of the accumulator. However, the Increment or the Decrement operations can be performed in any register. The instructions for these operations are explained below.

## Arithmetic Instructions

These arithmetic instructions (except INR and DCR)

1. assume implicitly that the accumulator is one of the operands.
2. modify all the flags according to the data conditions of the result.
3. place the result in the accumulator.
4. do not affect the contents of the operand register.

The instructions INR and DCR

1. affect the contents of the specified register.
2. affect all flags except the CY flag.

The descriptions of the instructions (including INR and DCR) are as follows:

<b>Opcode</b>	<b>Operand</b>	<b>Description</b>
ADD	$R^\dagger$	<b>Add</b> <input type="checkbox"/> This is a 1-byte instruction <input type="checkbox"/> Adds the contents of register R to the contents of the accumulator
ADI	8-bit	<b>Add Immediate</b> <input type="checkbox"/> This is a 2-byte instruction <input type="checkbox"/> Adds the second byte to the contents of the accumulator
SUB	$R^\dagger$	<b>Subtract</b> <input type="checkbox"/> This is a 1-byte instruction <input type="checkbox"/> Subtracts the contents of register R from the contents of the accumulator
SUI	8-bit	<b>Subtract Immediate</b> <input type="checkbox"/> This is a 2-byte instruction

## PROGRAMMING THE 80

		<ul style="list-style-type: none"><li><input type="checkbox"/> Subtracts the second byte from the contents of the accumulator</li></ul>
<b>INR</b>	<b>R*</b>	<p><b>Increment</b></p> <ul style="list-style-type: none"><li><input type="checkbox"/> This is a 1-byte instruction</li><li><input type="checkbox"/> Increases the contents of register R by 1</li></ul> <p><i>Caution:</i> All flags except the CY are affected</p>
<b>DCR</b>	<b>R*</b>	<p><b>Decrement</b></p> <ul style="list-style-type: none"><li><input type="checkbox"/> This is a 1-byte instruction</li><li><input type="checkbox"/> Decreases the contents of register R by 1</li></ul> <p><i>Caution:</i> All flags except the CY are affected</p>

## **LOGIC OPERATIONS**

---

A microprocessor is basically a programmable logic chip. It can perform all the logic functions of the hard-wired logic through its instruction set. The 8085 instruction set includes such logic functions as AND, OR, Ex OR, and NOT (complement). The opcodes of these operations are as follows:\*

<b>ANA:</b>	<b>AND</b>	Logically AND the contents of a register.
<b>ANI :</b>	<b>AND Immediate</b>	Logically AND 8-bit data.
<b>ORA:</b>	<b>OR</b>	Logically OR the contents of a register.
<b>ORI :</b>	<b>OR Immediate</b>	Logically OR 8-bit data.
<b>XRA:</b>	<b>X-OR</b>	Exclusive-OR the contents of a register.
<b>XRI :</b>	<b>X-OR Immediate</b>	Exclusive-OR 8-bit data.

All logic operations are performed in relation to the contents of the accumulator. The instructions of these logic operations are described below.

### **INSTRUCTIONS**

#### **The logic instructions**

1. implicitly assume that the accumulator is one of the operands.
  2. reset (clear) the CY flag. The instruction CMA is an exception; it does not affect any flags.
  3. modify the Z, P, and S flags according to the data conditions of the result.
  4. place the result in the accumulator.
  5. do not affect the contents of the operand register.
-

<b>Opcode</b>	<b>Operand</b>	<b>Description</b>
ANA	R	<p>Logical AND with Accumulator</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 1-byte instruction</li> <li><input type="checkbox"/> Logically ANDs the contents of the register R with the contents of the accumulator</li> <li><input type="checkbox"/> 8085: CY is reset and AC is set</li> </ul>
ANI	8-bit	<p>AND Immediate with Accumulator</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 2-byte instruction</li> <li><input type="checkbox"/> Logically ANDs the second byte with the contents of the accumulator</li> <li><input type="checkbox"/> 8085: CY is reset and AC is set</li> </ul>
ORA	R	<p>Logically OR with Accumulator</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 1-byte instruction</li> <li><input type="checkbox"/> Logically ORs the contents of the register R with the contents of the accumulator</li> </ul>
ORI	8-bit	<p>OR Immediate with Accumulator</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 2-byte instruction</li> <li><input type="checkbox"/> Logically ORs the second byte with the contents of the accumulator</li> </ul>
XRA	R	<p>Logically Exclusive-OR with Accumulator</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 1-byte instruction</li> <li><input type="checkbox"/> Exclusive-ORs the contents of register R with the contents of the accumulator</li> </ul>
XRI	8-bit	<p>Exclusive-OR Immediate with Accumulator</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 2-byte instruction</li> <li><input type="checkbox"/> Exclusive-ORs the second byte with the contents of the accumulator</li> </ul>
CMA		<p>Complement Accumulator</p> <ul style="list-style-type: none"> <li><input type="checkbox"/> This is a 1-byte instruction that complements the contents of the accumulator</li> <li><input type="checkbox"/> No flags are affected</li> </ul>

# BRANCH OPERATIONS

The **branch instructions** are the most powerful instructions because they allow the microprocessor to change the sequence of a program, either unconditionally or under certain test conditions. These instructions are the key to the flexibility and versatility of a computer.

The microprocessor is a sequential machine; it executes machine codes from one memory location to the next. Branch instructions instruct the microprocessor to go to a different memory location, and the microprocessor continues executing machine codes from that new location. The address of the new memory location is either specified explicitly or supplied by the microprocessor or by extra hardware. The branch instructions are classified in three categories:

1. Jump instructions
2. Call and Return instructions
3. Restart instructions

This section is concerned with applications of Jump instructions. The Call and Return instructions are associated with the subroutine technique and will be discussed in Chapter 9; Restart instructions are associated with the interrupt technique and will be discussed in Chapter 12.

The Jump instructions specify the memory location explicitly. They are 3-byte instructions: one byte for the operation code, followed by a 16-bit memory address. Jump instructions are classified into two categories: Unconditional Jump and Conditional Jump.

## 6.4.1 Unconditional Jump

The 8085 instruction set includes one unconditional Jump instruction. The unconditional Jump instruction enables the programmer to set up continuous loops.

### INSTRUCTION

Opcode	Operand	Description
JMP	16-bit	<p>Jump</p> <ul style="list-style-type: none"><li><input type="checkbox"/> This is a 3-byte instruction</li><li><input type="checkbox"/> The second and third bytes specify the 16-bit memory address. However, the second byte specifies the low-order and the third byte specifies the high-order memory address</li></ul>

### 6.4.3 Conditional Jumps

Conditional Jump instructions allow the microprocessor to make decisions based on certain conditions indicated by the flags. After logic and arithmetic operations, flip-flops (flags) are set or reset to reflect data conditions. The conditional Jump instructions check the flag conditions and make decisions to change or not to change the sequence of a program.

#### FLAGS

The 8085 flag register has five flags, one of which (Auxiliary Carry) is used internally. The other four flags used by the Jump instructions are

1. Carry flag
2. Zero flag
3. Sign flag
4. Parity flag

Two Jump instructions are associated with each flag. The sequence of a program can be changed either because the condition is present or because the condition is absent. For example, while adding the numbers you can change the program sequence either because the carry is present (JC = Jump On Carry) or because the carry is absent (JNC = Jump On No Carry).

#### INSTRUCTIONS

All conditional Jump instructions in the 8085 are 3-byte instructions; the second byte specifies the low-order (line number) memory address, and the third byte specifies the high-order (page number) memory address. The following instructions transfer the program sequence to the memory location specified under the given conditions:

Opcode	Operand	Description
JC	16-bit	Jump On Carry (if result generates carry and CY = 1)
JNC	16-bit	Jump On No Carry (CY = 0)
JZ	16-bit	Jump On Zero (if result is zero and Z = 1)
JNZ	16-bit	Jump On No Zero (Z = 0)
JP	16-bit	Jump On Plus (if D <sub>7</sub> = 0, and S = 0)
JM	16-bit	Jump On Minus (if D <sub>7</sub> = 1, and S = 1)
JPE	16-bit	Jump On Even Parity (P = 1)
JPO	16-bit	Jump On Odd Parity (P = 0)

## Addressing Modes:

- The above instructions are commands to the microprocessor to copy & set data from source to destination.
- Source can be a register, an input port or an 8-bit number (00H to FFH).
- Destination can be a register, an output port
- Sources and destination are in fact operands
- The various formats of specifying the operands are called addressing modes.  
8085 has the following addressing modes
1. Immediate Addressing — MVI R, Data
  2. Register Addressing — MOV Rd, Rs
  3. Direct Addressing — IN/OUT Port #
  4. Indirect Addressing — (To be discussed later)

## Instructions

## Tasks

## Addressing Mode

### *Data transfer (Copy) Instructions*

- |                           |                                      |           |
|---------------------------|--------------------------------------|-----------|
| 1. MOV Rd,Rs              | Copy (Rs) into (Rd).                 | Register  |
| 2. MVI R,8-bit            | Load register R with the 8-bit data. | Immediate |
| 3. IN 8-bit port address  | Read data from the input port.       | Direct    |
| 4. OUT 8-bit port address | Write data in the output port.       | Direct    |

### *Arithmetic Instructions*

- |              |                               |           |
|--------------|-------------------------------|-----------|
| 1. ADD R     | Add (R) to (A).               | Register  |
| 2. ADI 8-bit | Add 8-bit data to (A).        | Immediate |
| 3. SUB R     | Subtract (R) from (A).        | Register  |
| 4. SUI 8-bit | Subtract 8-bit data from (A). | Immediate |

---

\*R, Rs, and Rd represent any one of the 8-bit registers—A, B, C, D, E, H, and L.

<b>5. INR R</b>	Increment (R).	Register
<b>6. DCR R</b>	Decrement (R).	Register
<i>Logic Instructions</i>		
<b>1. ANA R</b>	Logically AND (R) with (A).	Register
<b>2. ANI 8-bit</b>	Logically AND 8-bit data with (A).	Immediate
<b>3. ORA R</b>	Logically OR (R) with (A).	Register
<b>4. ORI 8-bit</b>	Logically OR 8-bit data with (A).	Immediate
<b>5. XRA R</b>	Logically Exclusive-OR (R) with (A).	Register
<b>6. XRI 8-bit</b>	Logically Exclusive-OR 8-bit data with (A).	Immediate
<b>7. CMA</b>	Complement (A).	
<i>Branch Instructions</i>		
<b>1. JMP 16-bit</b>	Jump to 16-bit address unconditionally.	Immediate
<b>2. JC 16-bit</b>	Jump to 16-bit address if the CY flag is set.	Immediate
<b>3. JNC 16-bit</b>	Jump to 16-bit address if the CY flag is reset.	Immediate
<b>4. JZ 16-bit</b>	Jump to 16-bit address if the Zero flag is set.	Immediate
<b>5. JNZ 16-bit</b>	Jump to 16-bit address if the Zero flag is reset.	Immediate
<b>6. JP 16-bit</b>	Jump to 16-bit address if the Sign flag is reset.	Immediate
<b>7. JM 16-bit</b>	Jump to 16-bit address if the Sign flag is set.	Immediate
<b>8. JPE 16-bit</b>	Jump to 16-bit address if the Parity flag is set.	Immediate
<b>9. JPO 16-bit</b>	Jump to 16-bit address if the Parity flag is reset.	Immediate
<i>Machine Control Instructions</i>		
<b>1. NOP</b>	No operation.	
<b>2. HLT</b>	Stop processing and wait.	

## 8085 Instruction Summary by Functional Groups

### DATA TRANSFER GROUP

	Move	Move (cont)	Move Immediate
MOV	A.A 7F	MOV	E.A 5F
	A.B 78		E.B 58
	A.C 79		E.C 59
	A.D 7A		E.D 5A
	A.E 7B		E.E 5B
	A.H 7C		E.H 5C
	A.L 7D		E.L 5D
	A.M 7E		E.M 5E
	B.A 47		H.A 67
	B.B 40		H.B 60
MOV	B.C 41	MOV	H.C 61
	B.D 42		H.D 62
	B.E 43		H.E 63
	B.H 44		H.H 64
	B.L 45		H.L 65
	B.M 46		H.M 66
	C.A 4F	MOV	LA 6F
	C.B 48		LB 68
	C.C 49		LC 69
MOV	C.D 4A		LD 6A
	C.E 4B		LE 6B
	C.H 4C		LH 6C
	C.L 4D		LL 6D
	C.M 4E		LM 6E
	D.A 57	MOV	M.A 77
	D.B 50		M.B 70
	D.C 51		M.C 71
	D.D 52		M.D 72
	D.E 53		M.E 73
	D.H 54		M.H 74
	D.L 55		M.L 75
	D.M 56		XCHG EB

byte = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity (Second byte of 2-byte instructions).

byte = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity (Second and Third bytes of 3-byte instructions).

addr = 16-bit address (Second and Third bytes of 3-byte instructions).

\* = all flags (C, Z, S, P, AC) affected.

\*\* = all flags except CARRY affected (exception INX and DCX affect no flags).

f = only CARRY affected.

### ARITHMETIC AND LOGICAL GROUP

	Add*	Increment**	Logical*
ADD	A 87 B 80 C 81 D 82 E 83 H 84 L 85 M 86	INR	A 3C B 04 C 0C D 14 E 1C H 24 L 2C M 34
ADC	A 8F B 88 C 89 D 8A E 8B H 8C L 8D M 8E	INX	B 03 D 13 H 23 SP 33
LXI	Load Immediate		XRA
SUB	A 97 B 90 C 91 D 92 E 93 H 94 L 95 M 96	Decrement**	
DCR	D 15 E 1D H 25 L 2D M 35	ORA	A B7 B 80 C B1 D B2 E B3 H B4 L B5 M B6
DCX	B 08 D 1B H 2B SP 3B	CMP	A BF B B8 C B9 D BA E BB H BC L B0 M BE
SBB	A 9F B 98 C 99 D 9A E 9B H 9C L 9D M 9E	Special	Arith & Logical Immediate
	DAA	27	ADI byte C8
	CMA	2F	ACI byte CE
DAD	STC	37	SUI byte D6
	CMC	3F	ANI byte E8
			XRI byte EE
			ORI byte F8
			CPI byte FE
	Double Add†	Rotate †	
	RCL	07	
	RRC	0F	
	RAL	17	
	RAR	1F	

## BRANCH CONTROL GROUP

### Jump

JMP adr C3  
 JNZ adr C2  
 JZ adr CA  
 JNC adr D2  
 JC adr DA  
 JPO adr E2  
 JPE adr EA  
 JP adr F2  
 JM adr FA  
 PCHL E9

### Call

CALL adr CD  
 CNZ adr C4  
 CZ adr CC  
 CNC adr D4  
 CC adr DC  
 CPO adr E4  
 CPE adr EC  
 CP adr F4  
 CM adr FC

### Return

RET C9  
 RNZ C0  
 RZ C8  
 RNC D0  
 RC D8  
 RPO E0  
 RPE E8  
 RP F0  
 RM F8

### Restart

RST - [ 0 C7  
 1 CF  
 2 D7  
 3 DF  
 4 E7  
 5 EF  
 6 F7  
 7 FF ]

## I/O AND MACHINE CONTROL

### Stack Ops

PUSH [ B C5  
 D D5  
 H E5  
 PSW F5 ]  
 POP [ B C1  
 D D1  
 H E1  
 PSW F1 ]  
 XTHL E3  
 SPHL F9

### Input/Output

OUT byte D3  
 IN byte DB

### Control

DI F3  
 EI FB  
 NOP 00  
 HLT 76

### New Instructions (8085 Only)

RIM 20  
 SIM 30

## ASSEMBLER REFERENCE (Cont.)

### Pseudo Instruction

General:  
 ORG  
 END  
 EQU  
 SET  
 DS  
 DB  
 DW

### Macros:

MACRO  
 ENDM  
 LOCAL  
 REPT  
 IRP  
 IRPC  
 EXITM

### Relocation:

ASEG	NAME
DSEG	STKLN
CSEG	STACK
PUBLIC	MEMORY
EXTRN	

### Conditional Assembly:

IF  
 ELSE  
 ENDIF

## RESTART TABLE

Name	Code	Restart Address
RST 0	C7	000016
RST 1	CF	000816
RST 2	D7	001016
RST 3	DF	001816
RST 4	E7	002016
TRAP	Hardware Function	002416
RST 5	EF	002816
RST 55	Hardware Function	002C16
RST 6	F7	003016
RST 65	Hardware Function	003416
RST 7	FF	003816
RST 75	Hardware Function	003C16

\*NOTE: The hardware functions refer to the on-chip interrupt feature of the 8085 only.