**1**. For the code sequence shown below

loop:

1.d \$f12, 0(\$f5) add.d \$f6, \$f6, \$f12 daddui \$f5, \$f5, -8

bne \$f5, \$f9, loop // \$f9 holds the address of the last value to be operated on.

a) Show loop unrolling so that there are four copies of the loop body. Assume \$f5, \$f9 (that is, the size of the array) are initially a multiple of 32, which means that the number of loop iterations is a multiple of 4. Eliminate any obviously redundant computations and do not reuse any of the registers.

1.d \$f12, 0(\$f5) add.d \$f7, \$f7, \$f12 1.d \$f13, -8(\$f5) add.d \$f8, \$f8, \$f13 1.d \$f14, -16(\$f5) add.d \$f10, \$f10, \$f14 1.d \$f15, -24(\$f5) add.d \$f11, \$f11, \$f15 daddui \$f5, \$f5, -32 bne \$f5, \$f9, loop add.d \$f16, \$f7, \$f8 add.d \$f17, \$f10, \$f11 add.d \$f18, \$f16, \$f17

b) Compute the number of cycles needed for 4 iterations

Instruction producing result	Instruction using result	Latency in cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0

```
1. l.d $f12, 0($f5)
```

<sup>2.</sup> stall

<sup>3.</sup> add.d \$f7, \$f7, \$f12

<sup>4.</sup> l.d \$f13, -8(\$f5)

```
5. stall
6. add.d $f8, $f8, $f13
7. l.d $f14, -16($f5)
8. stall
9. add.d $f10, $f10, $f14
10. l.d $f15, -24($f5)
11. stall
12. add.d $f11, $f11, $f15
13. daddui $f5, $f5, -32
14. stall
15. bne $f5, $f9, loop
16. add.d $f16, $f7, $f8
17. add.d $f17, $f10, $f11
18. stall
19. stall
20. stall
21. add.d $f18, $f16, $f17
2. Consider the following code sequence.
   I1: lw $s4, 0($s1)
   I2: or $s2, $s4, $s1
   I3: and $s6, $s5, $s3
   Highlight the Hazard and discuss how out of order processor will help when lw $s4, 0($s1)
encounters a cache miss?
I1: lw $s4, 0($s1)
I2: or $s2, $s4, $s1
I3: and $s6, $s5, $s3
I3 can execute and wait for write back stage until the data is loaded in $s4 in I1 and eventually
forwarded to I2
3. In the following instruction sequence, find the hazards. Rename the registers to eliminate the
anti and output dependences
```


div.s r1,r2,r3 mult.s r4,r1, r5 add.s r1,r3, r6 sub.s r3,r1, r4

```
div.s r1,r2,r3
mult.s r4,r1, r5 // instr1 instr2 r1→ RAW (Data Dependence)
add.s r1 ,r3, r6 // instr1 instr3 r1 → WAW (Output Dependence)
sub.s r3,r1, r4 // instr2 instr4 r4 → RAW (Data Dependence), instr3 instr4 r3 → WAR
// instr1 instr4 r3 → Output Dependence (Can be WAR)

After Register Renaming:
div.s r1,r2,r3
mult.s r4,r1, r5
add.s r8 ,r3, r6
sub.s r9,r8, r4
```

**4**. Consider the following instruction sequence (floating point) on a processor (shown below) which uses Tomasulo's algorithm to dynamically schedule instructions (dual issue per cycle - no speculation)

```
w: ADD R4, R0, R8
x: MUL R2, R0, R4
y: ADD R4, R4, R8
z: MUL R8, R4, R2
```



The processor has the following non-pipelined execution units:

A 2-cycle, FP add unit

A 3-cycle, FP multiply unit

Assume instructions can begin to execute in the same cycle as soon as its dispatched and resides in Reservation Stations

Trace the execution by showing Reservation Stations and FP Registers at the end of cycles# 1,2,3,5 and 6

Reservation Station of Multiplier/Divider is numbered as 4 and 5 as opposed to 1 and 2 as shown in the processor diagram above FP Registers

Busy -> Denotes if the operand is used in other operations or if it's ready

Tag -> Denotes the reservation station number that uses the operand

**Reservation Stations** 

S1, S2 -> Denotes the source operands used in the instruction sequence


Tag1 -> 0 indicates the values is available and can be dispatched to the ALU unit if its free -> Any other number indicates if the value is dependent on the completion of the specific instruction in the reservation station

[Tag, tag1 and Busy bits are just added for explanation purposes. You can ignore those if you find them confusing]

#### Cycle# 1:

		Reservation Station			Reservation Station				v - u - u -	FP Registers				
w	1	Tag1	S1 6.0	Tag2	S2 7.8		Tagl	SI	Tag2	S2	0	Busy	Tag	Data 6.0
	2					x 4 5	0	6.0	1	_	2	Yes Yes	4	3.5
	,		Add	er: w			Multiplier/Divide: x			₹n 8	103		7.8	

#### Cycle# 2:



#### Cycle#3:

	F	Reservatio	n Station				- 1	Pacament	ion Station	, ,		FP	Registers	
٦	Tag l	S1	Tag2	S2				Reservat	ion Station			Busy	Tag	Dat
							Tagl	SI	Tag2	S2	0			6.0
_	0	12.0		7.0	X	4	0	6.0	0	13.8	0	V		2.0
	0	13.8	0	7.8	7	5	2		4		2	Yes	4	3.3
					4	-	- ,	Aultiplia	a/Divida		4	Yes	2	10.
=		Adde	er: v				1	viulupne	r/Divide: .	X	8	Yes	5	7.8

## Cycle#5:

Γ	R	eservati	on Station	
ľ	Tagl	S1	Tag2	S
		Ad	der	

			Reservation Station					
		Tag1	S1	Tag2	S2			
x	4	0	6.0	0 (2)	13.8			
z	5	0	21.6	4	_			
		Multiplier/Divide: x						

F	P Register	s
Busy	Tag	Data
		6.0
Yes	4	3.5
		21.6
Yes	5	7.8

## Cycle#6:

Γ	R	eservati	on Station	
T	Tagl	S1	Tag2	S2
Г		Ad	lder	

Γ		Reservation	on Station	
F	Tag1	S1	Tag2	S2
ŀ	0	21.6	0	82.8
ı		Multiplier	/Divide: z	

	FP	Registers	
F	Busy	Tag	Data
Г			6.0
Г			82.8
Г			21.6
Г	Yes	5	7.8