```
phi=> phi s,enable out=>en4)
    OBS_4: observer GENERIC MAP(observernumber => x"000A")
      PORT MAP ( output=>add(4),clk=>clk s.reset =>reset s, enable in =>en4,invariance tau => tau s.signa
    I_phi=> phi_s,enable_out=>en5);
    OBS 5: observer GENERIC MAP(observernumber => x"000A")
      PORT MAP ( output=>add(5),clk=>clk s,reset =>reset s, enable in =>en5,invariance tau => tau s,signa
     phi=> phi s,enable out=>en6)
    OBS 6: observer GENERIC MAP(observernumber => x"000A")
      PORT MAP ( output=>add(6),clk=>clk s,reset =>reset s, enable in =>en6,invariance tau => tau s,signa
    I_phi=> phi_s,enable_out=>en7);
OBS_7: observer GENERIC MAP(observernumber => x"000A")
      PORT MAP ( output=>add(7),clk=>clk s.reset =>reset s, enable in =>en7,invariance tau => tau s.signa
    | Dhi=> phi_s,enable_out=>en8);

OBS_8: observer GENERIC MAP(observernumber => x"000A")

PORT MAP ( output=>add(8),clk=>clk_s,reset =>reset_s, enable_in =>en8,invariance_tau => tau_s,signa
    I_phi=> phi_s,enable_out=>en9);
OBS_9: observer GENERIC MAP(observernumber => x"000A")
      PORT MAP ( output=>add(9),clk=>clk s,reset =>reset s, enable in =>en9,invariance tau => tau s,signa
    I phi=> phi s,enable out=> next obs s);
148
     -- <END 2>
149
150
151
152
153
    -- <BEGIN 3>
154
    output_s <= and_reduce(add);
155
    -- <END 3>
156
157
158
159
                    -----FPGA OUTPUTS-----
160
161
162
     reset_s <= not KEY(0);
164
     GPIO(0) <= reset_s;
165
      GPIO(1) <= enable s;
166
     GPIO(2) <= en1;
167
     GPIO(3) <= en2;
168
     GPIO(4) \le en3:
169
     GPIO(5) \le en4;
      GPIO(6) <= en5:
171
     GPIO(7) \le en6;
172
     GPIO(8) \le en7;
173
     GPIO(9) <= en8:
174
175
     GPIO(10) \le en9
      GPIO(11) <= next_obs_s;
176
      GPIO(12) \leftarrow clk_g;
     GPIO(13) <= phi_s;
GPIO(14)<= clk_s;
178
179
180
      GPIO(15) \le add(0);
181
      GPIO(16) \le add(1);
182
      GPIO(17) \le add(2):
183
     GPIO(18) \le add(3)
185
      GPIO(19) \le add(4)
     GPIO(20) \le add(5)
186
     GPIO(21) \le add(6);
     GPIO(22) \le add(7);
      GPIO(23) \le add(8)
189
      GPIO(24) \le add(9);
190
      GPIO(25)<= output_s;
192
                    <= std_logic_vector(to_unsigned(tau_range,8));
193
      tau_s
194
      -----SYNCHRONIZED--
195
    sync:process(clk s)
```

```
begin
if(clk_s'event and clk_s='1') then
if reset_s ='0' then
199
          enable s \le 1':
200
201
          enable s <= '0';
202
203
         end if;
        end if:
204
      end process;
205
206
207 end architecture:
```