```
LIBRARY ieee;
   USE ieee.std_logic_1164.all;
   use IEEE.NUMERIC STD.ALL;
   architecture Behavioural of observer is
   signal inc tau
                                                : unsigned(8 downto 0):= "000000000";
   signal count.count next
                                          : unsigned(15 \text{ downto } 0) := x"0001";
   signal count p, count p next
                                           : unsigned(15 downto 0):= x"0002";
                                          : unsigned(15 downto 0) := x"0000";
   signal cycle, cycle next
   signal direction, direction next
                                         : std logic := '1';
13
14
15
   signal enable logic
                                         : std logic := '0';
   signal output_next
                                                   : std_logic := '0';
  begin --BEGIN ARCHITECTURE
20
   -- parallel logic
   inc tau <= unsigned(invariance tau) + to unsigned(1.9);
   enable logic <= enable in and not reset;
   -- changes cycle up from 0 to observernumber and down back to 0
   comb cycle: process(cycle, direction, enable logic)
   begin --changes cycle next, direction, changeDirection
     if(direction = '0' and enable logic = '1') then
       if(cvcle = 0)then
28
         direction next <= '1';
29
         cycle next <= cycle + 1;
30
       else
31
         direction next <= '0';
32
         cycle_next <= cycle - 1;
33
       end if:
34
     elsif(direction = '1' and enable logic = '1') then
35
       if(cvcle = observernumber)then
36
         direction_next <= '0';
37
         cycle_next <= cycle - 1;
38
       else
39
         direction next <= '1';
40
         cycle next <= cycle + 1;
41
       end if;
42
     else
43
       direction next <= direction;
44
       cycle next <= cycle;
45
     end if;
   end process comb cycle;
    -- main logic of the observer
   comb_logic: process(inc_tau,count,count_p,cycle,signal_phi,enable_logic)
    if ((cycle = observernumber or cycle = 0) and enable logic = '1') then -- m
53
   cycles passed
       if(signal phi = '0') then -- w(phi) = 0
            count next <= x"0001";
55
         count_p_next <= x"0002";
56
         output_next <= '0';
57
       elsif(count p <= inc tau) then</pre>
58
         count_next <= count + 1; --every clock cycle</pre>
59
60
         count p next <= count p + 1;
                             <= '0';
61
           output next
       else
62
         count_next <= count;</pre>
63
         count p next <= count p;
64
         output_next
                            <= '1';
65
       end if;
     elsif(count_p <= inc_tau and enable_logic = '1') then</pre>
       count_next <= count + 1; --every clock cycle</pre>
68
       count_p_next <= count_p + 1 ;</pre>
69
         output next
70
```

```
elsif(count p > inc tau and enable logic = '1') then
72
       count_next <= count;
       count_p_next <= count_p;</pre>
73
74
       output_next <= '1';
75
       count next <= count;
       count_p_next <= count_p;
       output next <= '0';
     end if;
   end process comb logic;
     --the synchronisation logic
  sync: process(clk,enable logic)
84
     begin
85
       if(clk'event and clk = (0))then
         if(enable logic = '1') then
           cvcle
                           <= cycle_next;
           direction
                           <= direction_next;
88
89
           count
                          <= count next;
90
           count_p
                              <= count_p_next;
               output <= output next;
                          <= '1';
92
           enable out
         else
93
           cvcle
                           <= x"0000";
94
              direction
95
                               <='1';
           count <= x"0001";
           count p <= x"0002";
               output <= '0';
               enable_out <='0';
aa
         end if;
100
       end if;
     end process sync;
end architecture : --END ARCHITECTURE
```