

USB PD Multi-Fast Charging Protocol Receiver Chip CH224

Manual Version 1: 2.1

https://wch.cn

1.

Overview

The CH224Q/CH224A is a USB PD fast charging protocol receiver chip supporting USB PD3.2, with maximum power support up to PD3.2 EPR 140W. It supports single-resistor configuration, I/O level configuration, and I2C configuration. The I2C interface enables reading of protocol handshake status and current PD stage rated current. The chip integrates a high-voltage LDO, features low static power consumption, high integration, and minimal peripheral requirements. It incorporates output voltage detection and overvoltage protection, making it suitable for expanding high-power input in various electronic devices such as wireless chargers, small appliances, and lithium-battery power tools.

The CH224K/CH224D/CH221K are USB PD fast charging receiver chips supporting USB PD 3.0, with a maximum power rating of 100W. They support both single-resistor and I/O level configurations.

2. Features

- Supports input voltages from 4V to 30V
- Supports PD3.2 EPR, AVS, PPS, S P R protocols and BC1.2 boost fast charging protocols
- Supports eMarker simulation and automatic VCONN detection
- Supports multiple methods for dynamic adjustment of requested voltage
- Supports 400kHz I²C communication
- Integrated high-voltage LDO with low static power consumption
- High integration on a single chip, minimal peripherals, low cost
- Built-in overvoltage protection (OVP) module

V2.1 1

3. Pin Configuration




Table 3-1 Package Specifications

Package Type	Plastic Body Dimensions	Pin Pitch		Package Description	Ordering Code
DFN10	2*2mm	0.4mm	15.7 mil	Dual-sided leadless 10-pin	CH224Q
ESSOP10	3.9mm	1.00mm	39.4 mil	Narrow-pitch 10-pin surface mount	CH224A
				with base plate	
ESSOP10	3.9mm	1.00mm	39.4 mil	Narrow-pitch 10-pin surface mount	CH224K
1.1. (5:		DENIA OFNIA		with base plate	
QFN20	to the bottom plate for <i>ESSOP10</i> 3*3mm	0.40mm		packages. 15.7 mil No leads on four sides, 20 pins	
² sFor new proje	cts, we recommend using <i>the</i> co	mpact and versa 0.95mm	tile CH2240 and (CH224A Small 6-pin surface mount	or <i>PCB</i> CH221K mpa

with CH224K.

4. Pin Definitions

Table 4-1 CH224Q, CH224A Pin Definitions

Pin	Number	Pin Name	Pin Type ⁽¹⁾	Function Description					
CH224Q	CH224A	Name	туре						
0	0	GND	Р	Common ground terminal, heat sink base plate.					
1	1	VHV	Р	Operating power supply input, external 1uF capacitor to ground (note voltage rating)					
4	4	DP	I/O	USB bus.					
5	5	DM							
7	7	CC1	I/O	Type-C CC signal line.					
6	6	CC2							
9	9	CFG1	ı	Power Mode Configuration Input Pin 1.					
2	2	CFG2/SCL	I,PU	Power mode configuration input pin 2 or I2C clock input pin.					
3	3	CFG3/SDA	I/O,PU	Power tap configuration input pin 3 or I2C data bidirectional pin.					
8	8	VBUS	ı	Voltage detection input, must be shorted to VHV.					
10	10	PG	OD	Default Power Good indicator, active low, customizable function.					

Table 4-2 CH224K Pin Definitions

Pin Number CH224K	Pin Name	Pin Type ⁽¹⁾	Function Description
0	GND	Р	Common ground terminal, heat sink base plate.
1	VDD	Р	Operating power supply input, externally connected 1uF capacitor to ground, series resistor to VBUS.
4	DP	I/O	USB bus.
5	DM		
7	CC1	I/O	Type-C CC signal cable.
6	CC2		
9	CFG1	I	
2	CFG2	I	Power Mode Configuration Input Pin.
3	CFG3	I	
8	VBUS	ı	Voltage detection input; requires a series resistor to the external VBUS input.
10	PG	OD	Default Power Good indicator, active low, customizable function.

Table 4-3 CH224D Pin Definitions

Pin Number CH224D	Pin Name	Pin Type ⁽¹⁾	Function Description						
0	GND	Р	Common ground terminal, heat sink base plate.						
2	VBUS	Р	Operating power supply input. It is recommended to connect an external 0.1uF or 1uF capacitor to ground.						
7	VDD	Р	Internal regulator output terminal. Connect an external 1uF capacitor to ground.						
8	DP	I/O	USB bus.						
9	DM	,	035 543.						
11	CC1	I/O	Type-C CC signal cable.						
10	CC2		<i>"</i>						
19	CFG1	I							
13	CFG2	I	Power Level Configuration Input Pin.						
12	CFG3	I							
1	DRV	0	Low-drive output for driving configuration resistors.						
2.1 14	ISP	ı	Differential input for detecting operating current and custom functions.						
15	ISN								

ĺ	5	GATE	O,HV	NMOS, custom function.
ı	6	NMOS#	1	Drives NMOS enable, active low; should be shorted to GND.

Table 4-4 CH221K Pin Definitions

Pin Number	Pin Name	Pin Type ⁽¹⁾	Function Description
CH221K		.,,,,,	
1	VDD	Р	Operating power supply input. Connect an external 1uF capacitor to ground and a resistor in series to VBUS.
2	GND	Р	Common ground terminal.
4	CC1	I/O	Type-C CC signal line.
5	CC2		
3	PG	I,OD	Default Power Good indicator, active low, customizable function.
6	CFG	OD	Power mode configuration input pin.

Note 1: Pin type abbreviations explained: / = Signal Input=;

O=;

O=;
P = : Power supply or
ground; OD = : Opendrain output; HV= :
High-voltage pin;
PD = : Built-in pull-down
resistor; PU = : Built-in pullun resistor

up resistor.

5. Functional Description

5.1 Overview

The CH224Q/CH224A is a protocol-aware power receiver chip supporting PD3.2 EPR, AVS, PPS, S P R protocol handshakes, BC1.2, and other boost fast-charging protocols. It handles voltage requests within the 5–30V range and dynamically configures voltage levels via single-resistor configuration, I/O level configuration, or I2C configuration. The CH224Q features a smaller form factor, making it suitable for applications requiring higher integration density.

The CH224A is pin-compatible with the CH224K. In most cases, it can be replaced by swapping peripheral components without modifying the PCB. Refer to Chapter 7 for details.

5.2 CH224Q/CH224A Voltage Range Configuration ()

5.2.1 Single Resistor Configuration

Suitable for applications where different requested voltages are achieved by modifying resistor values on the same PCB.

CFG1 isconnected to GNDviaaresistor, with different resistor values corresponding to different voltage request levels. When using the single resistor configuration, the CFG2 and CFG3 pins can be left floating. The resistor-to-request-voltage mapping is as follows:

Table 5-1 Resistance	and Request Voltage Referer
Resistor Value Configuration	Request Voltage
6.8K Ω	9V
2 4 (Ω	12V
5 6 (Ω	15V
1 2 0K \O	20V
2 10K Ω	28V

Table 5-1 Resistance and Request Voltage Reference Guide

5.2.2 I/O Level Configuration

Applicable for scenarios where the MCU dynamically adjusts the request voltage or the PCB traces are fixed at a specific request voltage.

Tables	5-2 I/O Lev	et and Requ	est voltage Reference G
CFG1	CFG2	CFG3	Request Voltage
0	0	0	9V
0	0	1	12V
0	1	1	20V
0	1	0	28V
1	Х	Х	5V

Table 5-2 I/O Level and Request Voltage Reference Guide

- (1) Pull up to the VHV pin via a 100K Ω resistor (when no control of CH224 is required)
- (2) Connect a 2KΩ resistor in series to the MCU's GPIO and output a high level using push-pull mode (when controlling CH224 with 5V levels)
- (3) Directly connect to the MCU's GPIO and output a high level using push-pull mode (when controlling CH224 with a 3.3V level)

5.2.3 I2C Configuration

When configured as a single resistor, the chip automatically enables I2C configuration functionality. At this point, voltage requests can be controlled or relevant information read via I2C communication.

The seven-bit I2C address for the CH224O/CH224A is 0x22 or 0x23 (excluding the read/write bit).

[&]quot;'> " in the table indicates not applicable.

[&]quot;O" in the table indicates a low level; externally, it should be shorted to GND.

in the table indicates a high level. CFG2 and CFG3 have built-in pull-up resistors and support 3.3V or 5V level inputs. They can be driven hising push-pull or open-drain outputs. To set CFG1 to a high level, depending on the application scenario, there are three methods:

Table 5-3 Chip Function Register Table

		Address			Name			Function		
		0x09		12	C Status Registe	er	Retrieve current protocol status			
		0x0A		Volta	age Control Regi	ster	Switc	h Request Volta	ge	
		0x50		Cui	rent Data Regis	ter	Retrieve Maxi	mum Available	Current for	
							Current Gear			
		0x51		AVS Voltage C	Configuration Re	gister (High 8	Configure upper 8 bits of AVS request			
					Bits)		voltage			
		0x52		AVS Voltage Co	onfiguration Reg	ister (Lower 8	Configure the lower 8 bits of the AVS request			
					Bits)		voltage			
	0x09: I2C	Status Register	٢	PPS Volta	ge Configuration	Register	Configure PPS request voltage			
	Bit	7	6	5	4	3	2	1	0	
	Name Retain Retain		Retain	Retain	FPR Activation	PD Activation	QC3 Activation	information on	RC Activation	
	Default	0	0	0	0	0	0	0	0	
R	ead/Write	Γ0, 1, 2, 3, 4 are	set to 1, it indic	ates successful h	nandshake f 864	l _e only				

corresponding protocol. 0x0A: Voltage Control Register

Bit	7	6	5	4	3	2	1	0					
Name		Request Voltage Value, Reference Details											
Default	Voltage Detaile	Ox00											
Read/Write	Tottage Detaile	Write Only											
0:5V	1:90		: 12V	3: 15V	4: 20V	5: 28\	<i>i</i>						

6: PPS Mode Explanation: 0x50: Current 7: AVS Mode

Bit	7	6 5 4 3				2	1	0				
Name	Maximum Current Reference Value (Unit: 50mA)											
Default Value		0xXX										
Read/Write				Read	I-only							

Indicates the maximum current value available at the current PD power level. This register is only active

when negotiating the PD protocol. 0x51, 0x52: AVS Voltage Configuration Register High 8 Bits, AVS

Bit	Configurat 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Enable	nable AVS Request Voltage Value (Unit: 100mV)														
Default		0x0000														
Read/Write			·			·	·	Write (Only		·	·	·		·	

 $Voltage\ Configuration\ Register\ Bits\ 0-7\ represent\ the\ lower\ 8\ bits\ of\ the\ requested\ voltage,\ bits\ 8-14\ represent\ the\ upper\ 7\ bits,\ and\ the\ most$

significant bit is the enable bit.

During configuration, first write the lower 8 bits, then write the upper 7 bits and enable bit (set to 1) together. When requesting AVS for the first time, configure the voltage first, then set the voltage control register to AVS mode. Subsequent voltage adjustments can be made directly by modifying the AVS voltage configuration register.

0x53: PPS Voltage Configuration Register

Bit	7	6	5	4	3	2	1	0
Name	PPS Set Voltage (Unit: 100mV)							
Default		0x00						
Read/Write	t requesting PPS	equesting PPS, configure the voltage first, then set the voltage on the voltage adjustments can						

directly by modifying the PPS voltage configuration register.

configuration register.

0x60~0x8F: PD

Default Value	0x00
Read/Write	adapter's power supply capacity is less than 100W, reading this area provides complete power SRCCAP

data. When the chip is in E P R mode (28V), reading this area provides complete EPR_SRCCAP data.

5.3 Simulated eMarker Functionality


To utilize the simulated eMarker functionality, requests for outputs exceeding 20V or 60W require the use of a Type-C male connector with a $1K\Omega$ resistor connected between the CC2 pin and GND (contact our technical support for \mathbf{k}

6. Reference Schematic


6.1 CH224Q/CH224A Reference Schematic

6.1.1 Single-Resistor Configuration and I2C Configuration Reference Schematic (Rset resistance values correspond to requested voltage as per Table 5-1)


Single-resistor configuration is achieved by connecting a specific value configuration resistor to GND via the CFG1 pin. In this case, CFG2 and CFG3 can be used for I2C configuration. If I2C configuration is not used, CFG2 and CFG3 can be left floating.



6.1.2 I/O Level Configuration Reference Schematic (I/O Level Corresponding to Request Voltage Reference Table 5-2) When the electrical system does not need to interact with or control the CH224, CFG1 can $\frac{1}{2}$ high level by connecting a 100K Ω resistor in series to the VHV pin (see the figure below for I/O level configuration 20V)




When the power system provides 3.3V or 5V power and requires control of CH224, CFG1 can be connected to the GPIO of the system's MCU (as shown below) If the system's high level is 3.3V, R1 should be 0 Ω ; if the system's high level is 5V, R1 should be 2K Ω .




V2.1 8

6.1.3 Using the Type-C Male Port eMarker Simulation Function




6.2 CH224K Reference Schematic (I/O Level Configuration 20V shown)




	CFG1	CFG2	CFG3	Reques
	1	Х	Х	Voltage 5V
	0	0	0	9V
	0	0	1	12V
CFG:	CFG30	ار.1	1	15V
CFG		1	0	20V

$6.3 \quad \text{CH224D Reference Schematic (showing single resistor configuration for 9V)}$



Rset Resistance	Request
Value	voltage
6.8K Ω	9V
2 4 Κ Ω	12V
5 6 ΚΩ	15V
NC	20V

$\textbf{6.4} \quad \textbf{CH221K Reference Schematic (Single Resistor Configuration 20V Shown)}$



Rset Resistance	Request
	voltage
1 0K \O	5V
20K Ω	9V
4 7 Κ Ω	12V
1 00K Ω	15V
200K Ω	20V

7. CH224A Replacement Guide for CH224K

The CH224A is pin-compatible with the CH224K. In most cases, replacement can be achieved by swapping peripheral components without modifying the PCB. Below are the differences between the chips and common replacement examples.


7.1 Differences Between CH224A and CH224K

- Pin 1 of CH224A is VHV (32V), while Pin 1 of CH224K is VDD (3.6V).
- CH224A's CFG2 and CFG3 pins include internal pull-up resistors, while CH224K's CFG2 and CFG3 pins do not have internal pull-up resistors.
- The CFG1 voltage rating for CH224A is 3.8V, while that for CH224K is 8V.
- The VBUS voltage rating for CH224A is 32V, while that for CH224K is 13.5V

7.2 Common Replacement Examples

7.2.1 Original CH224K uses single-resistor configuration mode (Rset resistor reserved, CFG2 and CFG3 pins left floating or shorted to GND)

Figure 7-1 Original CH224K Single Resistor Configuration Schematic




The following modifications are required:

- 1. Shorten R1 or replace it with a 0Ω resistor;
- 2. Shorten R2 or replace it with a 0Ω resistor;
- 3. Change Rset to the configuration resistor for CH224A.

7.2.2 The original CH224K uses an I/O level configuration mode (CFG1, CFG2, CFG3 reserved configuration pads or resistors)

Figure 7-2 Original CH224 I/O Level Configuration Schematic



Note: In the diagram above, R3/R4, R5/R6, and R7/R8 () are reserved resistors or pads.

The following modifications are required:

- 1. Shorten R1 or replace it with a 0Ω resistor;
- 2. Short R2 or replace it with a 0Ω resistor;

- 3. Replace the original R3 with a 100K Ω resistor; do not solder R5 or R7 (CH224A's CFG2 and CFG3 have internal pull-up resistors)
- $4. \ \ Short\,R4,R6, and\,R8\,based\,\,on\,the\,I/O\,level\,configuration\,mode\,selected\,for\,the\,CH224A.$

7.3 Additional Notes

The resistor values or corresponding I/O level voltages used for single-resistor configuration and I/O level configuration differ between CH224A and CH224K.

8. Parameters

8.1 Absolute Maximum Ratings

8.1.1 CH224Q/A Absolute Maximum Ratings (Critical or exceeding absolute maximum ratings may cause chip malfunction or damage)

Name	Parameter Description	Minimum Value	Maximum	Unit
TA	Operating Ambient Temperature	-40	105	°C
TS	Storage Ambient Temperature	-55	125	°C
VHV	Operating power supply voltage	-0.5	32.0	V
VIOHV	Voltage on pins supporting high voltage (PG, VBUS)	-0.5	32.0	V
VIOCC	Voltage on CC1 and CC2 pins	-0.5	32.0	V
VIOUX	Voltage on DP, DM, CFG1 pins	-0.5	3.8	V
VIOFT	Voltage on CFG2 and CFG3 pins	-0.5	6.5	V
PD	Maximum power dissipation for the entire chip (VHV voltage $ imes$ current)		300	mW

8.1.2 CHZZIK Absolute Maximum Ratings (Critical or exceeding absolute maximum ratings may cause abnormal operation or damage to the

Name	Parameter Description	Minimum	Maximum value	Unit
TA	Operating Ambient Temperature	-40	105	°C
TS	Storage ambient temperature	-55	125	°C
VDD	Operating supply voltage (VDD pin connected to power supply, GND pin connected to ground)	-0.5	5.8	V
VODHV	Voltage on the high-voltage open-drain output pin PG	-0.5	13.5	V
VIOCC	Voltage at CC1 and CC2 pins	-0.5	8	V
VIOUX	Voltage on the C F G pin	-0.5	VDD+0.5	V
PD	${\it Maximum power consumption of the entire chip (VDD voltage} \times {\it current})$		250	mW

8.1.3 CH224K Absolute Maximum Ratings (Critical or exceeding absolute maximum ratings may cause abnormal operation or damage to the

Name	Parameter Description	Minimum	Maximum	Unit
TA	Operating ambient temperature	-40	90	°C
TS	Storage ambient temperature	-55	125	°C
VDD	Operating supply voltage (VDD pin connected to power supply, GND pin connected to ground)	3.0	3.6	V
VODHV	Voltage on the VBUS pin	-0.5	13.5	V
VIOCC	Voltage on CC1, CC2, and C F G 1 pins	-0.5	8	٧
VIOUX	Voltage on DP, DM, CFG2, CFG3, and	-0.5	VDD+0.5	V
PD	Maximum power consumption of the entire chip (VDD voltage \times current)		400	mW

8.1.4 CH224D Absolute Maximum Ratings (Critical or exceeding absolute maximum ratings may cause abnormal operation or damage to the

Name	Parameter Description	Minimum	Maximum	Unit
TA	Operating Ambient Temperature	-40	100	°C
TS	Storage Ambient Temperature	-55	125	°C
VDD	Operating supply voltage (VDD pin connected to power supply, GND pin connected to ground)	-0.5	6	V
VODHV	Voltage on the VBUS pin	-0.5	24	V
VIOCC	Voltage on CC1 and CC2 pins	-0.5	20	V
VIOUX	Voltage on DP, DM, CFG1, CFG2, CFG3, DRV, NMOS#, ISP, ISN pins Voltage on pin	-0.5	VDD+0.5	V
VIOHX	Voltage on the GATE pin	-0.5	VIOHV+6.5	V
PD	${\it Maximum power consumption of the entire chip (VDD voltage} \times {\it current})$		300	mW

8.2 Electrical Parameters

8.2.1 CH224Q/A Electrical Parameters (Test Conditions: $T A = 25^{\circ}C$)

Name	Parameter Description	Minimum Value	Typical Value	Maximum	Unit
VHV	High-voltage power supply voltage VHV	3.3	5.0	30	V
ICC	Operating Power Supply Current		1.8	12	mA
VILI2C	I2C Low Level Effective Voltage	0		0.8	V
VIHI2C	I2C High Level Active Voltage	1.5		3.3	V
RPUFB	Pull-up resistor for CFG2 and CFG3 pins	7	10	15	KΩ
VVHVX	VHV Power Supply Overvoltage Reset OVR Protection Voltage	32	33	34	V
VR	Power-on reset voltage threshold	2.2	2.4	2.65	V

8.2.2 CH221K Electrical Parameters (Test Conditions: T A = 25°C)


Name	Parameter Description	Minimum Value	Typical Value	Maximum	Unit
VLDOK	Internal Power Supply Regulator VDD Parallel Voltage Regulation	3.0	3.3	3.6	٧
ILDO	Internal Power Supply Regulator VDD Parallel Absorption Current	0		30	mA
	Capacity				
8.2.3 _{VR} CH22	446-Nectrinal-Beragnesigns (Tress (Good ditions: T A = 25°C)	2.2	2.4	2.6	V
Name	Parameter Description	Minimum	Typical Value	Maximum	Unit
VLDOK	Internal Power Supply Regulator VDD Parallel Voltage Regulation	3.24	3.3	3.36	V
ILDO	Internal Power Supply Regulator VDD Parallel Absorption Current	0		30	mA
	Capacity				
TOTA	Reference threshold temperature for over-temperature	90	105	120	°C
	protection module OTA				
8.2.4 _{VR} сн22	4PENEFTRIA-BETAMETER (Tresthanditions: T A = 25°C)	2.2	2.4	2.6	V
Name	Parameter Description	Minimum	Typical Value	Maximum	Unit
VLDOK	Internal Power Supply Regulator VDD Output Voltage	4.6	4.7	4.8	V
ILDO	Internal Power Supply Regulator VDD External Load Capacity			10	mA
VR	Power-on reset voltage threshold	2.2	2.4	2.6	V


9. Package Information


Note: Dimensions are specified in millimeters ()

Pin center spacing is nominal with no tolerance; all other dimensional tolerances are no greater than ± 0.2 mm.


9.1 ESSOP10








9.2 DFN10



9.3 QFN20



9.4 SOT23-6

