




# BATTERY STATE OF CHARGE ESTIMATION

---

UNDER THE GUIDANCE OF - PROF. VIVEK N AGARWAL

# INTRODUCTION

An electric-vehicle battery (EVB) (also known as a traction battery) is a battery used to power the electric motors of a battery electric vehicle (BEV) or hybrid electric vehicle (HEV). These batteries are usually rechargeable (secondary) batteries and are typically lithium-ion batteries. These batteries are specifically designed for a high ampere-hour (or kilowatt-hour) capacity. The most common battery type in modern electric vehicles is lithium-ion and lithium-polymer, because of their high energy density compared to their weight. The amount of electricity (i.e. electric charge) stored in batteries is measured in ampere-hours or coulombs, with the total energy often measured in kilowatt-hours.



# PROBLEM STATEMENT

A battery in an electric vehicle stores the energy that is then used to drive the vehicle. As a result, it's critical to fully charge the battery to ensure a good range of travel. There are many charging methods to ensure that the battery is charged quickly, safely, and effectively. The battery should not be deep-discharged or overcharged to prolong its lifespan. As a result, estimating the battery State of Charge (SoC) value, which means the amount of battery power available for use, becomes critical.



# PROBLEM STATEMENT

Implement a battery SoC estimator in Verilog HDL that uses the Coulomb-Counting method for each of the cases mentioned below. Assume that for all cases, the initial SoC and the time (T) after which the SoC must be estimated are given as inputs.

$$SoC = SoC_i + \int_0^T I(t)dt$$

1. Constant Current (CC) charging i.e., the current supplied to the battery ( $I_b$ ) is constant,  $I_b = k$ , where  $k$  is given as an input.
2. The current supplied to the battery varies as a ramp (given as input), with a slope of  $\alpha$ , i.e.,  $I_b = \alpha t$ .
3. Assume that initially, the battery is charging with CC until its SoC reaches 70%. Then it shifts to Constant Voltage (CV), where the current decreases exponentially as  $I_b = e^{-\beta t}$ , where  $\beta$  is an exponential coefficient given as input.

# ASSUMPTIONS AND PARAMETERS

- Battery: 21.5 kWh lithium-ion
- Battery Charge Time: 11.5h at 220V
- Maximum Charge: 350,000C (estimated from above values)
- $\text{SoC}_{\text{initial}} = 10\%$  of total charge = 35,000C
- Time is taken in minutes



**CONSTANT CURRENT  
INPUT**

**01**


**RAMP CURRENT  
INPUT**

**02**

**CONSTANT CURRENT  
+ EXPONENTIAL  
DECAY**

**03**

# **CALCULATIONS AND ASSUMPTIONS**



# 01

## CONSTANT CURRENT INPUT

---






# ASSUMPTIONS

We take  $I(t)$  as some constant  $k$ .

$$SoC = SoC_i + \int_0^T I(t) dt$$

$$\Rightarrow SoC = SoC_i + kt$$






# ANALYTICAL CALCULATIONS

- ***Time of charging = 690 Minutes, Current = 7 A***

$$\text{SoC}_i = 10\%; \quad \text{SoC}_{t_o} = \text{SoC}_i + (I \times t \times 100) / Q_{\max};$$

$$\text{SoC}_{t_o} = 10\% + 7 \times 690 \times 60 \times 2.85 \times 10^{-4} = 92.593\%$$


- ***Time of charging = 335 Minutes, Current = 8 A***

$$\text{SoC}_i = 10\%; \quad \text{SoC}_{t_o} = \text{SoC}_i + (I \times t \times 100) / Q_{\max};$$

$$\text{SoC}_{t_o} = 10\% + 8 \times 335 \times 60 \times 2.85 \times 10^{-4} = 55.828\%$$

- ***Time of charging = 800 Minutes, Current = 5 A***

$$\text{SoC}_i = 10\%; \quad \text{SoC}_{t_o} = \text{SoC}_i + (I \times t \times 100) / Q_{\max};$$

$$\text{SoC}_{t_o} = 10\% + 5 \times 800 \times 60 \times 2.85 \times 10^{-4} = 78.4\%$$


# MODULE DESIGN

## constant\_int

This module gives the percentage of charge added to the SoC<sub>i</sub> for a given value of  $I$  and  $time$

```
//testbench
module tb_const();
reg [10:0] t,i;
wire [10:0] c;
constant_int ci(i,t,c);
initial
begin
#50
i = 3'b111; t = 16'b00000001010110010;
end
endmodule
```

```
module constant_int(
input [10:0] I,
input [10:0] t,
output reg [10:0] c);
real time_sec, Ic, factor, out;
integer charge;
always@(*)
begin
factor = 2.85e-4;
time_sec=t*60;
Ic=I;
out = Ic*time_sec*factor+10;
charge = out;
c = charge;
end
endmodule
```

# MODULE DESIGN

## Input Ports

*I (11-bit binary)*: Input port for the value of the current

*t (11-bit binary)*: Input port for the value of time

## Output Port

*c (11-bit binary register)*: Output register to store the value of percentage of charge

## Variables

*real time\_sec*: Typecasting binary value of time into real data-type for computation

*real factor*: Multiplied to change the value of charge into percentage

*real out*: Store the calculated value of charge percentage

*real Ic*: Typecasting binary value of *current* into real data-type for computation

*integer charge*: Typecasting *real out* into integer




# MODULE DESIGN

## Calculations

$\text{time}_{\text{sec}} = t \times 60; \quad I_c = I; \quad \text{factor} = 2.85 \times 10^{-4};$

$\text{Out} = I_c \times \text{time}_{\text{sec}} \times \text{factor};$



# VERILOG OUTPUT

- **$t = 690$  minutes,  $i = 7$  A**

**Analytical Value:** 92.593%

**Verilog Output:** 93%

**Error in Computation:** 0.439%

/tb_const/t	690	690
/tb_const/i	7	7
/tb_const/c	93	93

- **$t = 335$  minutes,  $i = 8$  A**

**Analytical Value:** 55.828%

**Verilog Output:** 56%

**Error in Computation:** 0.308%

/tb_const/t	335	335
/tb_const/i	8	8
/tb_const/c	56	56

- **$t = 800$  minutes,  $i = 5$  A**

**Analytical Value:** 78.4%

**Verilog Output:** 78%

**Error in Computation:** 0.51%

/tb_const/t	800	800
/tb_const/i	5	5
/tb_const/c	78	78



# 02

## RAMP CURRENT INPUT

---


We take  $I(t)$  as  $I(t)=t$



# ASSUMPTIONS

We take  $I(t)$  as  $I(t) = \alpha t$  where  $\alpha = 33 \times 10^{-5}$

$$SoC = SoC_i + \int_0^T I(t) dt$$

$$\Rightarrow SoC = SoC_i + \frac{\alpha t^2}{2}$$




# ANALYTICAL CALCULATIONS


- ***Time of charging = 690 Minutes***

$$\text{SoC}_i = 10\%; \quad \text{SoC}_{t_o} = \text{SoC}_i + (\alpha \times t^2 \times 100)/2 \times Q_{\max};$$

$$\text{SoC}_t = 10\% + 33 \times 10^{-5} (690 \times 60)^2 \times 2.85 \times 10^{-4} / 2 = 90.599\%$$

- ***Time of charging = 335 Minutes***

$$\text{SoC}_i = 10\%; \quad \text{SoC}_{t_o} = \text{SoC}_i + (\alpha \times t^2 \times 100)/2 \times Q_{\max};$$

$$\text{SoC}_t = 10\% + 33 \times 10^{-5} (335 \times 60)^2 \times 2.85 \times 10^{-4} / 2 = 28.999\%$$




# MODULE DESIGN

```
module ramp_int(  
    input [10:0] a,  
    input [10:0] t,  
    output reg [10:0] c;  
    real time_sec, factor, out, slope;  
    integer charge;  
    always@(*)  
    begin  
        factor = 2.85e-4;  
        time_sec=t^60;  
        slope=a^1e-5;  
        out = (slope*time_sec*time_sec*factor/2)+10;  
        charge=out;  
        c=charge;  
    end  
endmodule  
  
//testbench  
module tb_ramp();  
    reg [10:0] a,t;  
    wire [10:0] c;  
    ramp_int ci(a,t,c);  
    initial  
    begin  
        #50  
        a = 8'b00100001;  
        t = 16'b0000001010110010;  
    end  
endmodule
```



# MODULE DESIGN

## Input Ports

*a (11-bit binary)*: Input port for the value of the slope

*t (11-bit binary)*: Input port for the value of time

## Output Port

*c (11-bit binary register)*: Output register to store the value of percentage of charge

## Variables


*real* *time\_sec*: Typecasting binary value of time into real data-type for computation

*real* *factor*: Multiplied to change the value of charge into percentage

*real* *out*: Store the calculated value of charge percentage

*real* *slope*: Typecasting binary value of *a* into real data-type for computation

*integer* *charge*: Typecasting *real* *out* into integer





# MODULE DESIGN

## Calculations

$\text{time}_{\text{sec}} = t \times 60;$      $\text{slope} = a \times 10^{-5};$      $\text{factor} = 2.85 \times 10^{-4};$

$\text{out} = (\text{slope} \times (\text{time}_{\text{sec}})^2 \times \text{factor}) / 2$



# VERILOG OUTPUT

- **$t = 690$  minutes,  $i = 7$  A**

**Analytical Value:** 90.559%

**Verilog Output:** 91%

**Error in Computation:** 0.443%

/tb_ramp/a	33	33
/tb_ramp/t	690	690
/tb_ramp/c	91	91

- **$t = 335$  minutes,  $i = 8$  A**

**Analytical Value:** 28.999%

**Verilog Output:** 29%

**Error in Computation:** 0.0035%

/tb_ramp/a	33	33
/tb_ramp/t	335	335
/tb_ramp/c	29	29



# 03

## **CONSTANT CURRENT + EXPONENTIAL DECAY**

---

# ASSUMPTIONS

1. Constant Current ( $I_b$ ) = 8A;

$$\text{Beta} = 11 \times 10^{-5}/\text{sec};$$

- a. **Constant Current Phase:**  $10\% < \text{SoC} < 70\%$

Total Charge=350,000 C

Time required for constant current charging  $t_0 = (60\% \text{ of } Q_{\text{total}})/I_b = 0.6 \times 350,000/8 \times 60 = 437.5 \text{ min}$

Therefore, the range of time for Constant Current Case is  $0 \text{ min} < t < 437.5 \text{ min}$

- b. **Exponentially decaying Current Phase:**  $70\% < \text{SoC} < 90\%$

For  $t > t_0$ :

$$\text{SoC} = \text{SoC}_i + kt_0 + \int_0^{t-t_0} e^{-\beta t} dt$$

$$\Rightarrow \text{SoC} = \text{SoC}_i + kt_0 + \frac{1-e^{-\beta(t-t_0)}}{\beta}$$

# ANALYTICAL CALCULATIONS

- **Time of charging = 690 Minutes**

For  $0 < t < t_o = 437.5$  minutes

$$\text{SoC}_i = 10\%; \quad \text{SoC}_{t_o} = \text{SoC}_i + (I \times t_o \times 100)/Q_{\max};$$

$$\text{SoC}_{t_o} = 10\% + 84 \times 37.5 \times 60 \times 2.85 \times 10^{-4} = 70\%$$

For  $t_o < t < \text{Time of charging} = 690$  minutes

$$\text{SoC}_i = 70\%; \quad \text{SoC} = \text{SoC}_i + (1 - \exp[-\beta(\text{time}_{\min} - t_o)])/100 \times Q_{\max};$$

$$\text{SoC}_{t_o} = 70\% + 8 \times (1 - \exp[-11 \times 10^{-5}(252.5 \times 60)]) \times 2.85 \times 10^{-4} / 11 \times 10^{-5} = 86.811\%$$

- **Time of charging = 400 minutes**

$t < t_o = 437.5$  minutes

$$\text{SoC}_i = 10\%; \quad \text{SoC} = \text{SoC}_i + (I \times t_o \times 100)/Q_{\max};$$

$$\text{SoC} = 10\% + 8 \times 400 \times 60 \times 2.85 \times 10^{-4} = 64.72\%$$

# MODULE DESIGN

## a. exp\_int

This module gives the percentage of charge added to the SoC<sub>i</sub> for a given value of and *time*

```
module exp_int(  
    input [10:0] beta,  
    input [10:0] time_min,  
    output reg [10:0] c);  
    real b, t, x, out, factor, I;  
    integer charge;  
  
    always@(*)  
    begin  
        I = 8;  
        factor = 2.85e-4;  
        b = beta*1e-5; t = time_min*60;  
        x = -(b*t);  
        out = (I*(5'd1 - $exp(x))/b)*factor;  
        charge = out;  
        c = charge;  
    end  
endmodule
```



# MODULE DESIGN

## Input Ports

*beta* (11-bit binary): Input port for the value of  $\beta$ .

*time\_min* (11-bit binary): Input port for the value of **time** in minutes

## Output Port

*c* (11-bit binary register): Output register to store the value of charge percentage

## Variables

*real b*: Typecasting binary value of **beta** into real data type for computation

*real t*: Typecasting binary value of **time\_min** into real data type for computation

*real x* :  $x = -(b \times t)$

*real out*: Stores the percentage of charge to be added to  $SoC_i$

*real factor*: Multiplied to convert the value of charge to percentage

*real I*: Value of constant current


*integer charge*: Typecasting real value of *out* into integer to round-off the value



# MODULE DESIGN

## Calculations

$$b = \beta \times 10^{-5}; \quad t = \text{time}_{\min} \times 60; \quad x = -(b \times t);$$

$$\text{factor} = 2.85 \times 10^{-4}; \quad \text{out} = I \times (1 - \exp(x)) / \beta \times \text{factor}$$


# MODULE DESIGN

## b. comp

We need to know that for the given value of *time\_min*, does the charge cross 70% of the total charge or not. So for a given ***time\_min***, this module checks whether the charge corresponding to the given time crosses 70% or not, and provides the time values to be given to modules **constant\_int** and **exp\_int** separately.

```
module comp (  
    input [10:0] In1,  
    input [10:0] In2,  
    output reg [10:0] t1,  
    output reg [10:0] t2);  
  
    always @ (In1 or In2)  
    begin  
        t1 = (In1 > In2)? (In1 - In2) : 1'b0;  
        t2 = (In1 > In2)? In2 : In1;  
    end  
endmodule
```

# MODULE DESIGN

## Input Ports

*In1 (11-bit binary)*: Input port for the value of **time\_min**

*In2 (11-bit binary)*: Input port for the value of time (**t0**) corresponding to 70% charge

## Output Ports

*t1 (11-bit binary register)*: Output register to store the value of the time for **exp\_int**

**Logic**: If the value of **time\_min** is greater than **t0**, **exp\_int** would get the time input as **(time\_min - t0)**, otherwise, **exp\_int** would get the time input as **0**

*t2 (11-bit binary register)*: Output register to store the value of the time for **constant\_int**

**Logic**: If the value of **time\_min** is greater than **t0**, **constant\_int** will run for **t0** time duration to charge the SoC<sub>i</sub> up to 70%, else, **constant\_int** will run for the entire period of **time\_min**

# MODULE DESIGN

## c. case\_3

This module is to integrate together with the entire logic for the third case. It gives the final amount of charge percentage for a given amount of time  $t$  for the third case

```
module case_3(                                //testbench
input [10:0] b,                               module tb();
input [10:0] t,                               reg [10:0] b, t, t0, I;
input [10:0] t0,                             wire [10:0] c;
input [10:0] I,
output reg [10:0] c);
wire [10:0] t1, t2, c1, c2;

comp C(t, t0, t1, t2);
exp_int E(b, t1, c1);
constant_int Ci(I, t2, c2);

always@(*)
begin
c = c1 + c2;
end

endmodule

case_3 C1(b, t, t0, I, c);

initial
begin
b = 4'b1011;
t = 10'b1010110010;
t0 = 9'b110110101;
I = 4'b1000;
end
endmodule
```



# MODULE DESIGN

## Input Ports

*b* (11-bit binary): Input port for the value of

*t* (11-bit binary): Input port for the value of **time\_min**

*t0* (11-bit binary): Input port for the value of **t0** (defined in *module comp*)

*I* (11-bit binary): Input port for the value of **constant current**

## Output Port

*c* (11-bit binary register): Output register to store the value of SoC<sub>i</sub>

## Wire


*t1* (11 bit binary) : Input time value for **exp\_int**

*t2* (11 bit binary) : Input time value for **constant\_int**

*c1* (11 bit binary) : Output charge percentage value for **exp\_int**

*c2* (11 bit binary) : Output charge percentage value for **constant\_int**

**Note:** *module testbench* is just to initiate the input values with ease



# VERILOG OUTPUT

- ***time\_min* = 690 minutes**

**Analytical Value:** 86.811%

**Verilog Output:** 87%

**Error in Computation:** 0.22%

+ /tb/b	11	11
+ /tb/t	400	400
+ /tb/t0	437	437
+ /tb/I	8	8
+ /tb/c	65	65

- ***time\_min* = 400 minutes**

**Analytical Value:** 64.72%

**Verilog Output:** 65%


**Error in computation:** 0.43%

+ /tb/b	11	11
+ /tb/t	690	690
+ /tb/t0	437	437
+ /tb/I	8	8
+ /tb/c	87	87



# CONCLUSION

Finally, after testing out different functions of current, we conclude that the Constant Current + Exponential Decay function is the most efficient since the error obtained is the least and comes in the range of 0.22% to 0.43%. We also notice that the output obtained via Verilog matches closely with the analytical value, and hence Verilog can be used while designing and implementing an efficient SoC of an EV battery based on the most efficient current function obtained following the above algorithm.





**THANK YOU!**

---

