MICROCONTROLLER AND ITS APPLICATIONS (ECE-3003)

TASK-2

Varun Agarwal 16BEC0450 L37+38


Program-1

Write an 8051 ALP for the following


- 55H AND AAH
- 55H OR AAH
- 55H XOR AAH

Screenshot:


AND:



OR:



XOR:



Code:

AND:

ORG 0000H

XX: MOV A, #55H ANL A, #0AAH MOV 07H, A SJMP XX

END

OR:

ORG 0000H

MOV A, #55H ORL A, #0AAH MOV 07H, A

END

XOR:

ORG 0000H

MOV A, #55H

CPL A

ANL A, #0AAH

MOV 07H, A

CLR A MOV A, #0AAH CPL A ANL A, #55H ORL A, 07H MOV 09H, A

END

Program-2

Write an 8051 ALP for the following TRUTH TABLE

AND LOGIC			
IN	PUT	OUTPUT	
A	В	Y = A.B	
0	0		
0	1		
1	0		
1	1		


OR LOGIC			
INPUT		OUTPUT	
\mathbf{A}	В	Y = A + B	
0	0		
0	1		
1	0		
1	1		

XOR LOGIC			
IN	PUT	OUTPUT	
A	В	$Y = A \oplus B$	
0	0		
0	1		
1	0		
1	1		


Screenshot:

AND LOGIC:

```
ORG 0000H
                                         Parallel Port 1
       SETB P1.0
                                    Port 1
3
       SETB P1.1
                                     P1: OxFE 7 Bits 0
        CLR P2.0
       XX: MOV C, P1.0
                                    Pins: OxFE
       ANL C, P1.1
        MOV 07H,C
MOV P2.0,C
                                         Parallel Port 2
        SJMP XX
10
11
                                     P2: OxFE 7 Bits 0
                                    Pins: 0xFE VVVVVV
```



OR LOGIC:



XOR LOGIC:

```
ORG 0000H
                                        Parallel Port 0
       SETB PO.0
SETB PO.1
 2
 3
                                   Port 0
         CLR P1.0
 4
                                    P0: Oxff 7 Bits 0
        XX: MOV C, PO. 0
 5
       CPL C
ANL C,P0.1
MOV 09H,C
MOV C,P0.1
CPL C
 6
                                   7
 8
 9
                                        Parallel Port 1
10
                                  Port 1
        ANL C, PO. 0
11
                                   P1: 0xFE 7 Bits 0
        ORL C,09H
MOV P1.0,C
12
13
                                   Pins: 0xFE | VVVVVVV
         SJMP XX
15 END
1 ORG 0000H
                                        Parallel Port 0
        SETB PO.O
 2
 3
        SETB PO.1
                                   Port 0
        CLR P1.0
 4
                                    P0: OxFD 7 Bits 0
 5
        XX: MOV C, PO.O
        CPL C
ANL C, PO.1
 6
                                   Pins: 0xFD VVVVVVV
 7
 8
        MOV 09H, C
 9
        MOV C, PO.1
                                        Parallel Port 1
        CPL C
10
                                  Port 1
        ANL C, PO.O
ORL C, O9H
11
                                    P1: 0xFF 7 Bits 0
12
13
        MOV P1.0,C
                                   Pins: OxFF VVVVVV
14
        SJMP XX
15 END
  1
     ORG 0000H
                                         Parallel Port 0
        SETB PO.O
  2
  3
         SETB PO.1
                                   Port 0
  4
         CLR P1.0
                                     P0: OxFC 7 Bits 0
        XX: MOV C, PO. 0
  6
         CPL C
                                    Pins: 0xFC VVVVVV
        ANL C,P0.1
MOV 09H,C
MOV C,P0.1
  7
  8
  9
                                        Parallel Port 1
 10
         CPL C
                                   Port 1
 11
         ANL C, PO. 0
         ORL C,09H
MOV P1.0,C
                                    P1: OxFE VVVVVV
 12
 13
                                    Pins: 0xFE VVVVVV
 14
          SJMP XX
 15
    END
```

Code:

AND LOGIC:

ORG 0000H

SETB P1.0 SETB P1.1 CLR P2.0 XX: MOV C, P1.0 ANL C, P1.1 MOV 07H, C MOV P2.0, C SJMP XX END

OR LOGIC:

ORG 0000H

SETB P1.0

SETB P1.1

CLR P2.0

XX: MOV C, P1.0

ORL C, P1.1

MOV 07H, C

MOV P2.0, C

SJMP XX

END

XOR LOGIC:

ORG 0000H

SETB P0.0

SETB P0.1

CLR P1.0

XX: MOV C, P0.0

CPL C

ANL C, P0.1

MOV 09H, C

MOV C, P0.1

CPL C


END

ANL C, P0.0 ORL C, 09H MOV P1.0, C SJMP XX

Draw the truth table for the following circuits and verify the same by writing the 8051 ALP using Keil IDE.

Program-2A

Write an 8051 ALP for the following circuit



The reduced expression of this logic circuit diagram is:

$$x.y + \overline{y}.z$$

and also

$$u = x.y$$
$$t = \overline{y}$$


$$\begin{array}{l}
 i - y \\
 v = y.z
 \end{array}$$

х	у	z	$(x \land y) \lor (\neg\ y \land z)$
Т	Т	Т	T
T	Т	F	T
Т	F	Т	T
Т	F	F	F
F	Т	Т	F
F	Т	F	F
F	F	Т	T
F	F	F	F

Let us assume 'x', 'y' and 'z' to be stored in port 0 bits P0.0, P0.1 and P0.2 respectively. And the outputs 'u', 't', 'v' and 'w' in port 1 bits P1.0, P1.1, P1.2 and P1.3 respectively. So the output screenshot and code for the expression will be:

Screenshot:

```
1
   ORG 0000H
 2
        SETB PO.0
        SETB PO.1
3
        SETB P0.2
5
        CLR P1.0
        CLR P1.1
 6
        CLR P1.2
 8
        CLR P1.3
9
        XX: MOV C, PO.0
        ANL C, PO.1
10
11
        MOV Pl.0,C
12
        CLR C
        MOV C, PO.1
13
14
        CPL C
15
        MOV P1.1,C
        ANL C, PO.2
        MOV P1.2,C
17
        ORL C, P1.0
18
        MOV P1.3,C
19
        SJMP XX
20
21
   END
```



```
1 ORG 0000H
        SETB PO.0
 2
        SETB PO.1
 3
        SETB P0.2
 4
        CLR P1.0
 5
        CLR P1.1
 6
 7
        CLR P1.2
 8
        CLR P1.3
        XX: MOV C, PO.0
 9
10
        ANL C, PO.1
        MOV P1.0,C
11
12
        CLR C
13
       MOV C, PO.1
14
        CPL C
       MOV P1.1,C
15
16
        ANL C, PO.2
17
        MOV P1.2,C
18
        ORL C, P1.0
19
       MOV P1.3,C
20
        SJMP XX
21 END
1 ORG 0000H
 2
       SETB PO.O
  3
        SETB PO.1
        SETB P0.2
  4
  5
        CLR P1.0
  6
        CLR P1.1
 7
        CLR P1.2
 8
        CLR P1.3
 9
        XX: MOV C, PO.0
        ANL C, PO.1
 10
       MOV P1.0,C
 11
12
        CLR C
13
       MOV C, P0.1
14
        CPL C
 15
        MOV P1.1,C
        ANL C, PO.2
16
        MOV P1.2,C
17
```


ORL C,P1.0 MOV P1.3,C


SJMP XX

18


19


20 21 END





```
1 ORG 0000H
2
      SETB PO.0
                             Parallel Port 1
 3
       SETB PO.1
 4
       SETB PO.2
                             Port 1 —
 5
       CLR P1.0
                               6
       CLR P1.1
 7
       CLR P1.2
                              Pins: 0xF9
 8
       CLR P1.3
 9
       XX: MOV C, PO.0
                             Parallel Port 0
       ANL C, PO.1
10
      MOV P1.0,C
                             - Port 0 ---
11
                                      7 Bits 0
12
       CLR C
                               P0: 0xFF
      MOV C, PO.1
13
14
       CPL C
                              Pins: 0xFF VVVVVV
15
      MOV P1.1,C
      ANL C, PO.2
16
       MOV P1.2,C
17
18
       ORL C, Pl.0
19
       MOV P1.3,C
20
        SJMP XX
   END
21
22
```





Code:

ORG 0000H

SETB P0.0

SETB P0.1

SETB P0.2

CLR P1.0

CLR P1.1

CLR P1.2

CLR P1.3

XX: MOV C, P0.0

ANL C, P0.1

MOV P1.0, C

CLR C

MOV C, P0.1

CPL C

MOV P1.1, C

ANL C, P0.2

MOV P1.2, C


ORL C, P1.0

MOV P1.3, C

SJMP XX

END

Program-2B



The reduced expression of this logic circuit diagram is: (Full adder)

$$s = x \oplus y \oplus z$$
$$c = x \cdot y + (x \oplus y) \cdot z$$


Truth Table of Full Adder

С	s
	_
0	0
0	1
0	1
1	0
0	1
1	0
1	0
1	1
	0 1 0


Let us assume 'x', 'y' and 'z' to be stored in port 0 bits P0.0, P0.1 and P0.2 respectively. And the outputs's' and 'c' in port 1 bits P1.0, P1.1 respectively. So the output screenshot and code for the expression will be:

Screenshot:


1. X=0; y=0; z=0 so s=0 and c=0




2. x=0;y=0;z=1 so s=1 and c=0




3. x=0;y=1;z=0 so s=1 and c=0




4. x=0;y=1;z=1 so s=0 and c=1




5. x=1;y=0;z=0 so s=1 and c=0



6. x=1;y=0;z=1 so s=0 and c=1



7. x=1;y=1;z=0 so s=0 and c=1



8. x=1;y=1;z=1 so s=1 and c=1

```
XX: MOV C, PO.0
7
 8
        CPL C
                               Parallel Port 1
9
        ANL C, PO.1
        MOV 07H,C
10
                               -- Port 1----
11
        CLR C
                                 P1: 0xFF VVVVVV
        MOV C, PO.1
12
13
        CPL C
                                Pins: 0xFF
14
        ANL C, PO.0
15
        ORL C,07H
                               Parallel Port 0
        MOV 08H,C
16
17
        CLR C
                                Port 0 -
                                              Bits
18
        MOV C, PO.2
                                 P0: 0xFF
                                         マママママママ
19
        CPL C
20
        ANL C,08H
                                Pins: 0xFF
                                         21
        MOV 09H,C
22
        CLR C
23
        MOV C,08H
24
        CPL C
25
        ANL C, PO.2
26
        ORL C,09H
        MOV Pl.0,C
```

Code:

ORG 0000H **SETB P0.0 SETB P0.1 SETB P0.2 CLR P1.0 CLR P1.1** XX: MOV C, P0.0 CPL C **ANL C, P0.1** MOV 07H, C CLR C MOV C, P0.1 CPL C ANL C, P0.0 ORL C, 07H MOV 08H, C CLR C **MOV C, P0.2** CPL C **ANL C, 08H** MOV 09H, C CLR C MOV C, 08H CPL C ANL C, P0.2 ORL C, 09H MOV P1.0, C CLR C MOV C, P0.0 ANL C, P0.1 MOV 0AH, C CLR C MOV C, P0.0 CPL C **ANL C, P0.1** MOV 0BH, C

CLR C

MOV C, P0.1

CPL C

ANL C, P0.0

ORL C, 0BH

ANL C, P0.2

ORL C, 0AH


MOV P1.1, C

SJMP XX

END

Program-2C:

Write an 8051 ALP for the following circuit.





Q	S	R	Q(T+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	UNKNOWN
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	UNKNOWN

The reduced expression of this logic circuit diagram is: (RS flip flop)

Let us assume 'S' and 'R' to be stored in port 0 bits P0.0 and P0.1 respectively. And the outputs 'Q' and 'Q'' in port 1 bits P1.0, P1.1 respectively. So the output screenshot and code for the expression will be:

Screenshot:





Code:

ORG 0000H

SETB P1.0

SETB P1.1

CLR P2.0

CLR P2.1

BACK: MOV C, P2.1

ANL C, P1.0

CPL C

MOV P2.0, C

MOV C, P2.0

ANL C, P1.1

CPL C

MOV P2.1, C

SJMP BACK

END